

IMSE -cnm

Instituto de Microelectrónica de Sevilla

ANNUAL REPORT 2020

IMSE -cnm Instituto de Microelectrónica de Sevilla

ANNUAL REPORT 2020

Instituto de Microelectrónica de Sevilla
Centro Nacional de Microelectrónica

C/ Américo Vespucio
(Intersection with Leonardo Da Vinci)
PCT Cartuja: 41092 - Seville, Spain

Phone: +34 95 446 66 66
Fax: +34 95 446 66 00

www.imse-cnm.csic.es

Layout and Design: Jose A. Sencianes - CSIC

OUTLINE

FOREWORD 5

ABOUT IMSE 6
- Organization 7
- Human Resources 8
- Budget 8
- Infrastructure 9
- Visiting IMSE 13

RESEARCH AREAS & LINES 14

FUNDED PROJECTS 45
- National Government 45
- Regional Government 53
- European Union 56
- CSIC 59

PUBLICATIONS 61
- Books 61
- Books Chapters 61
- Journal Papers 63
- Conference Papers 68

THESIS 71

TECHNOLOGICAL TRANSFER 72
- New Patent Application in 2020 72
- Granted Patent 2020 73

CONFERENCE ORGANIZATION 75

EXTERNAL LIAISON 78

AWARDS & RECOGNITION 79

OUTREACH 79

SOCIAL MEDIA 81

FOREWORD

Bernabé Linares Barranco
Director IMSE-CNM

This report summarizes the research activities and the main achieved objectives by the Instituto de Microelectrónica de Sevilla (IMSE) during 2020. This period was marked by the extraordinary global coronavirus pandemic situation. The physical presence at our institute was suppressed as of March 14th, except for punctual extraordinary situations. By June, when the national full shutdown already concluded, and the institute was adapted for physical semi-presence, we could allow for staff and researchers to partially return to lab work or other activities that required physical presence. By the end of 2020, we had some partial presence of people, although teleworking was the main recommended solution. Despite the limited physical presence in the institute, most of the research activity did continue by online means.

One major event organized by researchers in our institute was the IEEE International Circuits and Systems Society flagship conference ISCAS-2020, which was a successful online event. Other IMSE researchers also participated in the co-organization of other conferences, such as DATE 2020 and AICAS 2020, all held online.

During 2020 the institute had four industrial contracts running and was granted or initiated four EU projects, four national projects, four regional projects, four University of Sevilla projects, and two CSIC projects, all totaling 2.8 million euros. Our researchers published 47 international journal papers, licensed 3 patents, and one spin-of company (Photonvis) was established. A total of 7 Ph.D. theses were defended. As a consequence of all this, the Institute reached 100% of the targets set in the CSIC Strategic Plan, particularized with the indicators collected in the PCO (Productivity of Achievement of Objectives).

Finally, despite the hard shutdown first, and the following partial shutdown, many refurbishing actions were undertaken and the institute has now a very nice and updated look outside and inside

Teresa Serrano Gotarredona new Directora General de Investigación y Transferencia del Conocimiento.

IMSE-CNM researcher Teresa Serrano Gotarredona has been appointed by the Consejo de Gobierno of the Junta de Andalucía as the new Directora General de Investigación y Transferencia del Conocimiento of the Consejería de Transformación Económica, Industria, Conocimiento y Universidades.

ABOUT IMSE

The Instituto de Microelectrónica de Sevilla (IMSE-CNM - Seville Institute of Microelectronics) is an R&D&I joint center of the Consejo Superior de Investigaciones Científicas (CSIC - Spanish National Research Council) and the Universidad de Sevilla. Together with its counterpart institutes in Barcelona and Madrid, it forms part of the Centro Nacional de Microelectrónica (CNM - National Microelectronics Center).

The Institute is dedicated to the field of Physical Science and Technologies, one of the eight areas into which research activity is divided by the CSIC. Its main area of specialization is the design of CMOS analog and mixed-signal integrated circuits and their use in different application contexts such as radiofrequency, microsystems or data conversion.

The IMSE-CNM began its operations in October 1989 under the auspices of an agreement signed by the Junta de Andalucía (the Andalusian Regional Government), the CSIC and the Universidad de Sevilla. Its founding research group was initially based on the premises of the Centro de Informática Científica de Andalucía (CICA – Scientific Computing Center of Andalucía), as a subsidiary department of the Instituto de Microelectrónica de Barcelona (Barcelona Institute of Microelectronics). Later, in 1996, it was established by the Governing Board of the CSIC as a Institute in Formation, occupying a building next to the CICA ceded by the Junta de Andalucía. In late 2008, the Institute was enlarged and relocated in new premises purpose-built by the CSIC in the Parque Científico y Tecnológico Cartuja (Cartuja Scientific and Technological Park). On October 2015, by means of a Specific Collaboration Agreement signed by the CSIC and the Universidad de Sevilla, the center became a Joint Institute of both institutions.

The IMSE-CNM staff consists of approximately one hundred people, including scientists and support personnel. Most of them work for the CSIC and the Universidad de Sevilla. IMSE-CNM employees are involved in advancing scientific knowledge, designing high level scientific-technical solutions and in technology transfer. Their duties include both research and teaching activities, the latter mainly at official master and PhD degrees.

The projects undertaken at the Institute mostly correspond to EU research initiatives, National R+D Plans and Research Plans funded by the Junta de Andalucía. They focus primarily on implementing innovative concepts in silicon, using either the CNM's own clean room at the Instituto de Microelectrónica de Barcelona (IMB-CNM) or external foundries, mainly from Europractice or CMP IC services.
The Institute also participates in several technology and knowledge transfer activities with microelectronics companies, at both national and international level. These activities take the form of collaboration in numerous research contracts, the organization of training courses and the provision of scientific and technical consultation services for companies and government departments.The Instituto de Microelectrónica de Sevilla (IMSE-CNM) is a joint center of the Consejo Superior de Investigaciones Científicas (CSIC - Spanish National Research Council) and the Universidad de Sevilla.

DIRECTIONS

The Instituto de Microelectrónica de Sevilla (IMSE) is located in the Parque Científico y Tecnológico Cartuja (Cartuja Scientific and Technological Park) on Isla de La Cartuja, at the corner of Calle Américo Vespucio and Calle Leonardo da Vinci.

C/ Américo Vespucio, 28. Parque Científico y Tecnológico Cartuja - 41092 Sevilla, Spain
+ 34 954 466 666 / www.imse-cnm.csic.es
info@imse-cnm.csic.es
GPS: 37° 24' 44" N - 06° 00' 21" W

ORGANIZATION

The Instituto de Microelectrónica de Sevilla (IMSE-CNM) is a joint center of the Consejo Superior de Investigaciones Científicas (CSIC - Spanish National Research Council) and the Universidad de Sevilla.
The IMSE-CNM management structure is as follows:

DIRECTION Bernabé Linares Barranco direccion.ims-cnm@csic.es

VICE-DIRECTION José Manuel de la Rosa Utrera vicedireccion@imse-cnm.csic.es

TECHNICAL VICE-DIRECTION Joaquín Ceballos Cáceres joaquin@imse-cnm.csic.es

MANAGEMENT José Francisco Barreña Moreno gerencia.ims-cnm@csic.es

ADMINISTRATIVE SERVICES UNIT

The Institute's research activities are carried out by Research Units responsible for project development. There are currently four of these units, corresponding to different Junta de Andalucía TIC Groups.

- TIC 178: Design and Test of Mixed-Signal Integrated Circuits
- TIC 179: Analog and Mixed-Signal Microelectronics
- TIC 180: Design of Digital and Mixed-Signal Integrated Circuits
- TIC 026: Micro/Nanometric Circuits and Systems

The Institute's infrastructure is also supported by two Technical Units.

- Laboratories and Infrastructures Technical Unit
- Computer Support Technical Unit



HUMAN RESOURCES

The personnel at the IMSE-CNM permanently or temporarily engaged in the Institute's activities includes nearly 110 people. Most of them work for the CSIC and the Universidad de Sevilla, but there are also teachers and students from other organisms on research internships as it is shown in the figure. These internships do not imply any kind of employer-employee relationship with the CSIC.



BUDGET

Incoming resources, distributed by concepts, for years 2020 are shown in the following graphs (excluding staff costs). External funding is obtained either from competitive public projects or industrial contracts. Operating expenses are provided by CSIC and Universidad de Sevilla.



INFRASTRUCTURE

LABORATORIES

IMSE-CNM has its own laboratories and workshops, specifically habilitated for research, development and innovation tasks carried out at the Institute. The laboratories are well fitted out with equipment and instrumentation, and are run by a permanently employed team of specialists.

Head of Unit
Joaquín Ceballos Cáceres
joaquin@imse-cnm.csic.es

DEVICE CHARACTERIZATION LAB

Equipment: Semiconductor Parameter Analyzers, Climatic Chambers, Probe Station, Temperature Forcing System, C Meter CV Plotter, LCR Meter.

This laboratory is mainly dedicated to perform parametric measurements in semiconductors and passive devices. In this lab it is possible to acquire internal signals from the semiconductors, already cutted and packaged, or from wafers up to 3.5", and performing tests at temperatures ranging from -125ºC to 150ºC.



Chief Lab Technician
Antonio Ragel Morales
ragel@imse-cnm.csic.es

OPTOELECTRONICS LAB

Equipment: Optical Characterization Equipment, Monochromator, Pulsed Laser, Video Development Platform, Lux Meter, Laser Modules, Photo and Video Lenses.

This lab is equipped with the instrumentation needed to characterize visible light sensors and integrated circuits made up of discrete sensors or visible light matrices. A dark chamber is also available for sensor characterization.



Chief Lab Technician
Antonio Ragel Morales
ragel@imse-cnm.csic.es

RADIOFREQUENCY LAB

Equipment: Anechoic Chamber, Noise Figure Analyzer, Spectrum/Network Analyzers, Probe Station, Vector Signal Generators, Noise Sources, Power Meter.

It alllows to perform spectrum and network measurements, and it is equipped with an anechoic chamber for device characterization or electromagnetic compatibility (EMC) measurements. It also allows to perform on wafer (up to 150 mm) as well as on printed circuit measurements.

Chief Lab Technician
Antonio Ragel Morales
ragel@imse-cnm.csic.es

A/D MEASUREMENT LAB

Equipment: Spectrum/Network Analyzers, Logic Analyzers, Arbitrary Waveform Generators, Pulse Generators, Oscilloscopes, Data Acquisition Boards, Differential Amplifiers, Frecuency Counters, Switch/Control Unit, Test Systems, Power Meter, Electrometer, Lock-in Amplifier, Picoammeter, Phase Noise Measurement System

This is the largest lab in the IMSE. It has twelve fully-reconfigurable mobile stations to carry out the experimental tests on mixed-signal integrated circuits. It also has twelve carts with spectfic measurement equipment that can be attached to any of the mobile stations depending on the requirements of the A/D measurements to perform.

Chief Lab Technician
Antonio Ragel Morales
ragel@imse-cnm.csic.es

PULSED LASER LAB

Equipment: Pulsed Laser, Oscilloscope

This lab is equlpped with the new pulsed laser PULBOX PICO-RAD compact system for single-event effects testing. Using a single photon technique and a 1064nm wavelength (near-infrared) pulsed laser source, this facility allows the study of the impact of high energy particles over integrated circuits for space, medical or nuclear applications.

Chief Lab Technician
Antonio Ragel Morales
ragel@imse-cnm.csic.es

CIBERSECURITY LAB

Equipment: Logic Analyzers, Function Generators, Pulse Generators, Oscilloscopes, Arbitrary Waveform Generators, Power Meter.

The Cibersecurity Laboratory has the required equipment to evaluate the immunity against different types of collateral channel attacks, which are based on the information obtained from the physical implementation of the cryptosystems (power consumption, algorithm's execution time, response to induced failures, electromagnetic emission, etc.).



Chief Lab Technician
Antonio Ragel Morales
ragel@imse-cnm.csic.es

COMPLEX SYSTEMS LAB

Equipment: Koala Robot, Area Preparation System, 3D Printer.

This lab has been designed to provide accommodation to those systems that, due to either their size or their special characteristics, require a greater space or an isolated environment. It is also equipped with a showcase for the manipulation of dangerous chemical products and a security cabinet.

Chief Lab Technician
Antonio Ragel Morales
ragel@imse-cnm.csic.es

ATE AGILENT 93000

Equipment: Agilent 93000 Semiconductor Test System, Temperature Forcing System, Oscilloscope

The Agilent 93000 SOC C2OOe Semiconductor Test System allows carrying out prototyping and fabrication tests of mixed-signal circuits (either already packaged or directly onto the wafer) in one only platform. It is also posslble to incorporate the Thermonics T-2650 BV, a temperature forcing system that allows to perform the tests under temperature conditions ranging from -55ºC to 200ºC.

Chief Lab Technician
José M. Mora Gutiérrez
jmiguel@imse-cnm.csic.es

SPECIAL ASSEMBLY WORKSHOP]

Equipment: IR Rework System, Precision Placement System, Soldering Stations.

The Special Assembly Workshop has equipment for soldering and desoldering high density packaging components, such as BGAs, mini-BGAs and fine-pitch surface-mount components.

Chief Workshop Technician
Miguel A. Lagos Florido
mlagos@imse-cnm.csic.es

PACKAGING WORKSHOP

Equipment: Wire Bonders, Bondtester, Ultra Low Humidity Cabinets

This workshop is devoted to make the bonding between chip and package. It has all the required resources to face the challenges that deep-submicron technologies pose, allowing connections with pitch sizes down to 50 µm. This workshop features two semi-automatic ultrasound microsoldering machines, with thread diameters of up to 17 µm, for ball-bonding and wedge-bonding. To verify the quality of connections, there is a micro-soldering test system for evaluating thread-resistance and solder ball shear. It also has two chip and wafer storage units for keeping ICs at optimal temperature and humidity conditions.

Chief Workshop Technician
Juan M. Repiso Asuero
repiso@imse-cnm.csic.es

PCB ASSEMBLY WORKSHOP

Equipment: Soldering & Desoldering Stations, Ultrasonic Cleaning Bath.

The PCB Assembly Workshop has all the equipment needed for soldering and desoldering thru-hole circuits mounted on PCBs, perforated matrix plates, and, in general, on any circuit-test development plates that do not require special welding techniques.

Chief Workshop Technician
Juan M. Repiso Asuero
repiso@imse-cnm.csic.es

CAD TOOLS

Most of the software tools used at the IMSE-CNM are design tools which cover several stages of the integrated circuit design process, from automatic HDL-based synthesis to the completion of full-custom layouts. As a member of the European consortium EUROPRACTICE, IMSE-CNM holds many of the licenses required by these design tools. The CAD software tool library at IMSE-CNM also includes in-house CAD tools and free-distribution tools from universities and other research centers.



CAD Manager
Dolores Vázquez Boza
lola@imse-cnm.csic.es

COMMERCIAL TOOLS

Cadence Design Framework II
Analog and digital semi/full-custom design

Cadence provides a complete integrated circuit environment allowing both analog design flows (schematic capture, electrical simulation, layout editing, design rule checking, parasitic extraction, LVS verification, etc.) and digital flows (functional description, automatic synthesis, logic simulation, automatic place & route, etc.). The environment also includes tools and languages for describing and simulating mixed analog-digital designs (AHDL, hierarchy editor, etc.).

Mentor Graphics
Analog and digital semi/full-custom design

Mentor Graphics provides a complete integrated circuit environment allowing full digital design flow (functional description, automatic synthesis, logic simulation). This tool also covers semi-custom and full-custom layout design.

Synopsys
Simulation and VHDL synthesis

Synopsys provides a series of HDL simulation and synthesis tools (VHDL and Verilog) for designs in both ASIC and FPGA technologies. The current distribution of this tool includes also packages for high-level synthesis, low-power synthesis, design for testability, test files and test vector generation, formal verification, temporal analysis and the use and development of IP modules.

Xilinx
FPGAs development
Xilinx provides different tools for FPGA system design: Integrated Software Environment (ISE), a basic set of tools that facilitates the description, synthesis, implementation and verification of designs created on Xilinx CPLDs and FPGAs; Embedded Development Kit (EDK) for programmable embedded system design; ChipScope Pro, which makes it possible to display all the signals and internal nodes of an FPGA; and System Generator for DSP, for developing digital signal processing systems on FPGAs.

Saber
Electrical simulator for mixed-signal designs

Among other utilities, this includes: SaberHDL, a tool for simulating complex mixed-signal systems or technologies; SaberDesigner, for creating and editing designs, controlling simulations interactively and displaying and analyzing waveforms; SaberGuide, for behavioral simulation; SaberSketch, a graphical user interface; and MAST, a mixed-signal hardware description language.

Hspice
Electrical simulator

The standard tool for simulating circuits at electrical level, this simulator makes it possible to incorporate certified device models from leading MOS device manufacturers. Featuring latest-generation simulation and analysis algorithms, it has become one of the most reliable and best known industrial circuit simulators.

Agilent Advanced Design System
Design tool for high frequency design

The Advanced Design System (ADS) is an electronic design automation tool for RF, microwave and signal integrity applications. It uses cutting edge technologies such as 3D EM and X-parameter simulators. This tool is used by leading developers of wireless applications for communications and networks, and also by leading aerospace and defense technology companies. In one single integrated platform ADS provides design and verification standards, with wireless design libraries and EM circuit-system co-simulation, for WiMAX, LTE, multi-gigabit links and radar and satellite communications applications.

Matlab/Simulink
High-level technical computing language and interactive prototype design and development. Dynamic and embedded multi-domain simulation environment

MATLAB is a high-level technical computing language and an interactive platform for algorithm design, numerical computation and data analysis and visualization. Simulink is a tool for multi-domain simulation and design based on dynamic and embedded system models.

IN-HOUSE CAD TOOLS

Xfuzzy
Design of fuzzy-inference systems

Xfuzzy, the design environment for fuzzy systems, includes a set of tools that help with the design of fuzzy-logic inference-based systems, from initial description right through to final implementation. Based on the XFL specification language, Xfuzzy has tools for describing, verifying and synthesizing fuzzy systems (both software and hardware). It also features tools which allow the easy editing of package operators and hierarchical structures, tools for generating 2-D and 3-D data graphics and tools for monitoring inference processes.

Fridge
Circuit optimization using simulated annealing techniques

FRIDGE is an analog circuit optimization tool with many innovative features. It was developed to streamline the process of designing integrated circuits. FRIDGE is used to size analog circuits automatically according to design requirements. The optimization process takes place in two stages: in the first, statistical optimization techniques are applied, while deterministic techniques are applied in the second. Computational costs are drastically reduced by correctly formulating the cost function (where the designer's requirements are established) and adjusting the movement generator to match the nature of the analog sizing problem. All this can be done thanks to FRIDGE's innovative features, which include: preliminary exploration of the design space using a coarse grid to determine the best regions for further exploration, adaptive control of the temperature in the simulated annealing statistical techniques, synchronization of movement amplitude in parameter space with the temperature, etc.

Simsides
SIMulink-based SIgma-DElta Simulator

SIMSIDES is a time-domain behavioral simulator for ΣΔMs that was developed as a toolbox in the MATLAB/SIMULINK environment. SIMSIDES can be used for simulating any arbitrary ΣΔM architecture implemented with discrete-time (DT) or continuous-time (CT) circuit techniques.

VISITING IMSE

A visit to the IMSE offers students, teachers, and the public in general an opportunity to obtain first-hand knowledge about the world of research and development in modern microelectronics. Visiting our facilities will certainly be of interest to anyone fascinated by science and technology, and also to those who would like to know exactly what kind of research is carried out in Andalusia and how it is done.

The visit is particularly recommended for high school students and students on professional training courses specializing in science and technology (electronics, IT, etc.).

To visit the IMSE, please contact us

+34 954 466 666.
visitas@imse-cnm.csic.es

RESEARCH AREAS & LINES

The Instituto de Microelectrónica de Sevilla is structured into Research Units whose scientific objectives focus primarily on the implementation and experimental verification of innovative concepts related to the design of micro- and nano-electronic circuits and systems.

The Research Lines developed at IMSE-CNM aim to provide solutions both in traditional sectors, such as communications, processing systems or instrumentation, and in emerging sectors, such as medical engineering, environment or space technology. These lines also consider the introduction of new devices, such as nano-sensors and micro-electro-mechanical systems (MEMS), and the use of unconventional computing paradigms, such as neural networks or fuzzy logic.

ANALOG SIGNAL PROCESSING

- Analog, Mixed-Signal and Radio Frequency (AMS-RF) Circuits
- Analog-to-Digital Converters and Mixed-Signal Interfaces
- Test and Design-for-Test of Analog, Mixed-Signals and RF (AMS-RF) Circuits
- Modeling, Design and Synthesis Techniques of Analog, Mixed-Signal, RF and Heterogeneous Circuits and Systems
- Low-Voltage and Low-Power Analog and Mixed-Signal Design in Deep Submicron and Nanometer CMOS Technologies
- Sigma-Delta Data Converters

DIGITAL SIGNAL PROCESSING & VLSI SYSTEMS

- CMOS Digital Intelligent and Suistainable Integrated Circuits
- Digital Embedded Systems and IoT
- Cybersecurity

BRAIN-INSPIRED NEURAL NETWORKS AND ARTIFICIAL INTELLIGENCE

- Neuromorphic Cognitive Systems
- Microelectronic Systems for Computational Intelligence

SENSORY & PHOTONIC VISION SYSTEMS

- CMOS Smart Imagers and Vision Chips
- Heterogeneous Sensory-Processing Systems and 3-D Integration
- Dynamic Vision Sensors

NANOELECTRONICS AND EMERGING TECHNOLOGIES

- Circuit Design using Emerging Devices and Non-Conventional Logic Concepts
- Nanoscale Memristor Circuits and Systems

BIOMEDICAL AND BIOINSPIRED CIRCUITS AND SYSTEMS

- Biomedical Circuits and Systems
- Wireless Implantable and Wearable Intelligent Biosensor Devices

INTEGRATED CIRCUITS FOR SPACE APPLICATIONS

- High-Speed High-Resolution ADCs & DACs for Space Applications
- System-on-Chip ASICs for Space Instrumentation

RESEARCH AREA > ANALOG SIGNAL PROCESSING

RESEARCH LINE
Analog, Mixed-Signal and Radio Frequency (AMS-RF) Circuits

CONTACT
Eduardo Peralías Macías
peralias@imse-cnm.csic.es

The activities of this research line focus on the development of design techniques and methodologies, mainly in advanced CMOS technologies, for analogue mixed-signal and radiofrequency circuits, with special emphasis on analogue-digital converters (ADCs) and application specific IPs (intellectual properties) for front-end analogue signal processing applications that require low power consumption, high speed and high resolution. We develop concepts such as robustness against technological variability and environmental conditions, digital calibration, self-correction and self-adjustment. All this in the framework of systems for different applications, and specifically for aerospace and wireless communications applications.





Caption: 1.8V 15-bit 100Msps Pipeline ADC: layout and post-layout simulation results of Nyquist performance with and without transient noise.

<< Caption: Prototype of a Zigbee/IEEE 802.15.4 transciever, implemented in a 1.2V 90nm CMOS technology.

KEYWORDS

Analog Design; Analog-to-Digital Converters; Radio Frequency Front-End; Digital Calibration; Self-Correction; Wireless and Space Applications

RESEARCH HIGHLIGHTS

R. Fiorelli and E. Peralías, “Semi-empirical RF MOST model for CMOS 65nm technologies: Theory, extraction method and validation”, Integration, the VLSI Journal, vol. 52, pp. 228-236, 2016

J.L. Gonzalez, J.C. Cruz, R.L. Moreno and D. Vazquez, “A Proposal for Yield Improvement with Power Tradeoffs in CMOS LNAs”, IEEE Latin America Transactions, vol. 14, no. 1, pp. 13-19, Jan 2016

Antonio Ginés, Rafaella Fiorelli, Alberto Villegas, Ricardo Doldán, Manuel Barragán, Diego Vázquez, Adoración Rueda and Eduardo Peralías, “Design of an Energy Efficient ZigBee Transceiver”, Chap. 7 in Thomas Noulis (Ed.), Mixed-signal circuits, CRC-Press, 2015

A.J. Ginés, G. Leger, E. Peralías and A. Rueda, “Close-loop Simulation Method for Evaluation of Static Offset in Discrete-Time Comparators”, Proceeding of the IEEE International Conference on Electronics Circuits and Systems (ICECS), Marsella, 2014

R. Fiorelli, F. Silveira and E. Peralias, “MOST Moderate–Weak-Inversion Region as the Optimum Design Zone for CMOS 2.4-GHz CS-LNAs”, IEEE Transactions on Microwave Theory and Techniques, vol. 62, no. 3, pp. 556-566, 2014

KEY RESEARCH PROJECTS & CONTRACTS

n-PATETIC: New paradigms for testing mixed-signal integrated circuits (TEC2015-68448-R)
PI: Adoración Rueda Rueda
Funding Body: Min. de Economía y Competitividad
Jan 2016 - Dec 2018

DANTE: Adapting Mixed-signal and RF ICs Design and Test to Process and Evironment Variability (TEC2011-28302)

PI: Adoración Rueda Rueda
Funding Body: Min. de Ciencia e Innovación
Jan 2012 - Dec 2015

ACATEX: Self-calibration and self-test of analog, mixed-signal and radio frecuency circuits (P09-TIC-5386)
PI: Adoración Rueda Rueda
Funding Body: Junta de Andalucía - Proyectos de Excelencia
Mar 2010 - Feb 2014

SR2: Short Range Radio (2A105- Catrene) (TSI-020400-2008-71 and TSI-020400-2010-55) » web
PI: Adoración Rueda Rueda
Funding Body: Catrene European Program y MITyC Programa Avanza+
Jan 2008 - Dec 2011

RESEARCH LINE
Analog-to-Digital Converters and Mixed-Signal Interfaces

CONTACT
Ángel Rodríguez Vázquez
angel@imse-cnm.csic.es

Rocío del Río Fernández
rocio@imse-cnm.csic.es

Research, development, and innovation regarding the implementation of high-performance mixed-signal interfaces, including front-end amplifiers, ADCs and DACs, in mainstream CMOS technological processes. Covered activities include:

- Exploration of novel architectural and circuital techniques for ADCs and DACs that are specially suited for low-voltage low-power operation in deep-submicron and nanometer CMOS processes.

- Development of top-down methodologies that support their optimized performance from the early design phases, including accurate behavioral modeling of mixed-signal circuital blocks.

- Exploration of reconfiguration strategies and programmability techniques at the architecture and circuit level for adaptive interface performance.

- Exploration of calibration techniques and architectures.

- Optimum chip implementation and verification.
The areas of application include wireline, wireless and optoelectronic communications, sensor interfaces, and medical electronics.

Expertise is supported by a long-term tradition (over 20 years) in the field of mixed-signal design, with special emphasis on sigma-delta, pipeline, ramp and SAR ADCs and several chips successfully transferred to industry. The accumulated know-how drives R&D, cooperation, and dissemination activities with both academia and world-leader industrial partners.



Caption: Industrial partners of R&D activities in the field of analog-to-digital interfaces



Caption: Summary of designed sigma-delta modulator ICs

KEYWORDS

ADCs; DACs; Mixed-Signal Interfaces; Nyquist; Sigma-Delta; Pipeline; SAR; Current-Steering; Design Methodologies; Behavioral Modeling; Performance Optimization

RESEARCH HIGHLIGHTS

J. Ruiz-Amaya, M. Delgado-Restituto and A. Rodriguez-Vazquez, “Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs”, Springer, 2011

R. del Rio, F. Medeiro, B. Perez-Verdu, J.M. de la Rosa and A. Rodriguez-Vazquez, “CMOS Cascade Sigma-Delta Modulators for Sensors and Telecom: Error Analysis and Practical Design”, Springer, 2006

J. Ruiz-Amaya, J.M. de la Rosa, F.V. Fernandez, F. Medeiro, R. del Rio, B. Perez-Verdu and A. Rodriguez-Vazquez, “High-Level Synthesis of Switched-Capacitor, Switched-Current and Continuous-Time ΣΔ Modulators using SIMULINK-Based Time-Domain Behavioral Models”, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 52 (9), pp. 1795-1810, 2005

A. Rodriguez-Vazquez, F. Medeiro and E. Janssens (Eds.). “CMOS Telecom Data Converters”, Springer, 2003

KEY RESEARCH PROJECTS & CONTRACTS

SPIRIT: Secured Platform for Intelligent and Reconfigurable Voice and Data Terminals (MEDEA+ 2A101)
PI: Manuel Delgado Restituto
Funding Body: MEDEA+ (European public funding)
2006 - 2009

TAMES-2: Testability of Analog Macrocells Embedded into System-on-Chip (IST 2001-34283)
PI: Belén Pérez Verdú
Funding Body: European Union (European public funding)
2002 - 2004

Design of Up-Stream and Down-Stream Data Converter for New Generation ADSL6
PI: Ángel Rodríguez Vázquez
Funding Body: Alcatel Microelectronics (European private funding)
2001 – 2003

RESEARCH LINE
Test and Design-for-Test of Analog, Mixed-Signals and RF (AMS-RF) Circuits

CONTACT
Diego Vázquez García
dgarcia@imse-cnm.csic.es

Gildas Léger
leger@imse-cnm.csic.es

This research line gathers all the activities related to the development of test techniques. These can be low-cost functional approaches whose goal is the direct estimation of the specified performance. Other structural approaches (defect-oriented or indirect) make more use of Design-for-Testability features and rely on the consideration that the circuit is correct by design. As a result they are more focused on the detection of spot defects or unexpectedly excessive parametric deviations.

In both cases, embedded test techniques (commonly called Built-In Self-Test or BIST) are of particular interest to reduce test plan complexity, to enable the test of IP blocks with limited accessibility within a System-on-Chip (SoC) or even to enable in-field testing (which increases system-level diagnosis capability).

Our most recent research themes in this line are:

- On-line test and BIST for AMS-RF circuits.
- Characterization techniques for periodic signals and signal generation circuits for the embedded functional test of AMS circuits.
- Low-cost functional test techniques for Analog to Digital data converters.
- Machine-learning indirect test applied to AMS-RF circuits.
- Development of robust tests based on causal relationships.





Caption: Measurement method for ADCs based on double-histogram. From the histograms (output code density) obtained for a non-linear monotonous input signal and its replica with an additive offset, the INL of a high-resolution ADC can be retrieved at low cost.

KEYWORDS

Mixed-Signal Integrated Circuits; Test; Testing; Design-for-Test (DfT); Built-In-Selft-Test (BIST); Machine-Learning

RESEARCH HIGHLIGHTS

G. Leger and M. J. Barragan, “Brownian distance correlation-directed search: A fast feature selection technique for alternate test”, Integration, the VLSI Journal, vol. 55, pp. 401–414, Sep 2016

A.J. Gines E. Peralias, G. Leger, A. Rueda, G. Renaud, M.J. Barragan and S. Mir, “Linearity test of high-speed high-performance ADCs using a self-testable on-chip generator”, IEEE European Test Symposium (ETS), Amsterdam, 2016

M.J. Barragan and G. Leger, “A Procedure for Alternate Test Feature Design and Selection”, IEEE Design & Test, vol. 32, no. 1, pp. 18–25, Feb 2015

M.J. Barragan, G. Leger, D. Vazquez and A. Rueda, “On-chip sinusoidal signal generation with harmonic cancelation for analog and mixed-signal BIST applications”, Analog Integrated Circuits and Signal Processing, vol. 82, pp. 67-79, 2015

Best Special session award: M.J. Barragan, G. Leger, F. Azais, R.D. Blanton, A. D. Singh and S. Sunter, “Special session: Hot topics: Statistical test methods,” VLSI Test Symposium (VTS), Napa (USA), 2015

KEY RESEARCH PROJECTS & CONTRACTS

IndieTEST: Indirect Test solutions for analog, mixed-signal and RF integrated systems (PICS CNRS)
PI: Gildas Léger (CSIC) / Manuel Barragán (CNRS)
Funding Body: CSIC & CNRS
Jan 2017 - Dec 2019

n-PATETIC: New paradigms for testing mixed-signal integrated circuits (TEC2015-68448-R)
PI: Adoración Rueda Rueda
Funding Body: Min. de Economía y Competitividad
Jan 2016 - Dec 2018

DANTE: Adapting Mixed-signal and RF ICs Design and Test to Process and Evironment Variability (TEC2011-28302)
PI: Adoración Rueda Rueda
Funding Body: Min. de Ciencia e Innovación
Jan 2012 - Dec 2014

ACATEX: Self-calibration and self-test of analog, mixed-signal and radio frecuency circuits (P09-TIC-5386)
PI: Adoración Rueda Rueda
Funding Body: Junta de Andalucía - Proyectos de Excelencia
Mar 2010 - Feb 2014

TOETS: Towards One European Test Solution
PI: José L. Huertas Díaz
Funding Body: CE: CATRENE European Program - CT302
Dec 2009 - Nov 2011

RESEARCH LINE

Modeling, Design and Synthesis Techniques of Analog, Mixed-Signal, RF and Heterogeneous Circuits and Systems

CONTACT
Francisco V. Fernández Fernandez
pacov@imse-cnm.csic.es

The general objective of this research line is to develop new modeling, design and synthesis strategies for analog, mixed-signal, radio-frequency (RF) and heterogeneous integrated circuits and systems, aiming at better performances, smaller design and fabrication cost and smaller power consumption. This also involves dealing with the increasing variability of modern technologies.

More specifically, the work include activities in different aspects of the circuit design flow, as well as their exploitation in industrial-class designs:

- Behavioral modeling and simulation methods supporting different kinds of hierarchical design flows.

- Layout-aware synthesis methodologies for analog/RF circuits, given the importance of early inclusion of physical design effects in the design flow.

- Systematic reconfigurable circuit design for optimum use of area and power in multi-mode circuits and systems.

- Electromagnetic simulation-based performance modeling of passive devices, providing the best trade-offs among performances and cost for RF circuit design.

- Characterization and modeling of time-zero and time-dependent variability effects in micro/nano-electronic devices.

- Variability-aware design techniques.

- Exploitation of physical unreliability effects in microelectronic devices, e.g., in security applications.

- Development and exploitation of emerging design methodologies aimed at better performance-cost trade-offs: bottom-up techniques, hybrid techniques, competitive strategies.

- Design tools that implement the design methodologies and techniques developed by the group: SIDe-O, TARS and CASE.

Caption: Design Tool developed in the group: CASE



Caption: Design Tool developed in the group: SIDe-O Toolbox

KEYWORDS

Systematic Design Methodologies; Single-Objective and Multi-Objective Optimization; Reconfigurable Design; Layout-Aware Design; Variability-Aware Design; Unreliability Effects

RESEARCH HIGHLIGHTS

R. González-Echevarría, E. Roca, R. Castro-López, F.V. Fernández, J. Sieiro, J.M. López-Villegas and N. Vidal, "An Automated Design Methodology of RF Circuits by Using Pareto-Optimal Fronts of EM-Simulated Inductors," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 36, pp. 15-26, 2017

A. Toro-Frías, P. Martín-Lloret, J. Martin-Martinez, R. Castro-López, E. Roca, R. Rodriguez, M. Nafria and F.V. Fernández, "Reliability simulation for analog ICs: Goals, solutions, and challenges," Integration, the VLSI Journal, vol. 55, pp. 341-348, 2016

R. Gonzalez-Echevarria, R. Castro-Lopez, E. Roca, F.V. Fernandez, J. Sieiro, N. Vidal and J.M. López-Villegas, "Automated Generation of the Optimal Performance Trade-Offs of Integrated Inductors," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 33, pp. 1269-1273, 2014

B. Liu, Q. Zhang, F.V. Fernandez and G. Gielen, "An efficient evolutionary algorithm for chance-constrained bi-objective stochastic optimization and its application to manufacturing engineering", IEEE Trans. on Evolutionary Computation, vol. 17, no. 6, pp. 786-796, 2013

R. Castro-Lopez, O. Guerra, E. Roca and F.V. Fernandez, "An Integrated Layout-Synthesis Approach for Analog ICs", IEEE Trans. on Computer-Aided Design, vol. 27, no. 7, pp. 1179-1189, 2008

KEY RESEARCH PROJECTS & CONTRACTS

TOGETHER: Towards Trusted Low-Power Things: Devices, Circuits and Architectures (TEC2016-75151-C3-3-R)
PI: Francisco V. Fernández Fernández / Rafael Castro López
Funding Body: Min. de Economía, Industria y Competitividad
Dec 2016 - Dec 2019

KIT-LTCC: Design Kit Development in LTCC ceramic technology: modeling, simulation and fabrication of components and circuits, and design methodology (RTC-2014-2426-7)
PI: Elisenda Roca
Funding Body: Min. de Economía y Competitividad
Sep 2014 - Jan 2017
MARAGDA: Multilevel approach to the reliability-aware design of analog and digital integrated circuits (TEC2013-45638-C3-3-R) » web
PI: Francisco V. Fernández Fernández
Funding Body: Min. de Economía y Competitividad
Jan 2014 - Dec 2016

PLATFORM4G: Desarrollo de una plataforma de diseño de sistemas adaptables para sistemas de telecomunicaciones de cuarta generación (TIC 2532)
PI: Francisco V. Fernández Fernández
Funding Body: Junta de Andalucía
Jan 2008 - Dec 2012

AMADEUS: Analog Modeling and Design Using a Symbolic Environment (ESPRIT IV 21821)
PI: Francisco V. Fernández Fernández
1996 – 2000

RESEARCH LINE

Low-Voltage and Low-Power Analog and Mixed-Signal Design in Deep Submicron and Nanometer CMOS Technologies

CONTACT
Óscar Guerra Vinuesa
guerra@imse-cnm.csic.es

This research line embraces all activities related to the conception and design of basic building blocks and mixed-signal subsystems for system-on-chip implementation in CMOS nanometric technologies. Emphasis is placed on topologies and methods for low-voltage operation with very low power consumption. This is a transversal line whose activities intersect and provide support to the other research lines of the group. Typically building blocks and subsystems are designed for inclusion into chips implementing different system-level functions. Activities in this line include:

- Conception of new topologies for analog and mixed-signal building blocks suitable for deep submicron technologies.

- Modeling of second-order phenomena for these topologies. Embodiment of these models to support analog design flows.

- Development of design plans aimed to achieving high-performance with minimum power budget.

- Identification and exploration of fundamental limits and scaling performance of these building blocks.

- Exploration of architectural solutions for low-power operation, including power optimization, power management, smart stand-by control, etc.

- Conception of optimum architectural solutions for block programmability, error correction and calibration.

All application areas are covered, namely, from low-noise sensor interfaces to high-frequency communications. All major analog and mixed-signal functions embedded into systems are explored. The group has been active in analog and mixed-signal design since the late eighties and through these years have devised many different kind of building blocks for smart imaging chips, automotive sensors, wireline and wireless communications, RFID, neuro-fuzzy adaptive systems, etc.



Caption: A Mixed-Signal CMOS Modem ASIC for Data Transmission on the Low-Voltage Power Line

KEYWORDS

Analog and Mixed-Signal Circuits; Synthesis, Modeling and Design; Low-Voltage; Ultra Low-Power; High-Frequency; Communications; Sensor Interfaces; Calibration

RESEARCH HIGHLIGHTS

J.A. Rodriguez-Rodriguez, M. Delgado-Restituto, J. Masuch, A. Rodriguez-Perez, E. Alarcon and A. Rodriguez-Vazquez, "An Ultralow-Power Mixed-Signal Back End for Passive Sensor UHF RFID Transponders", IEEE Transactions on Industrial Electronics, vol. 59, no. 2, pp. 1310-1322, 2012

A. Rodriguez-Perez, J. Ruiz-Amaya, M. Delgado-Restituto and A. Rodriguez-Vazquez, "A Low-Power Programmable Neural Spike Detection Channel with Embedded Calibration and Data Compression", IEEE Transactions on Biomedical Circuits and Systems, vol. 6, no. 2, pp. 87-100, 2012

J.A. Rodriguez-Rodriguez and M. Delgado-Restituto, "A low-power baseband processor for passive RFID tags employing low-power design techniques", in A.N. Laskovski (Ed.), Advances in RFID Tags, In-Tech, 2011

J. Ruiz-Amaya, M. Delgado-Restituto and A. Rodriguez-Vazquez. "A 1.2V 10-Bit 60-MS/s 23mW CMOS Pipeline ADC with 0.67pJ/Conversion-Step and Onchip Reference Voltage Generator", Analog Integrated Circuits and Signal Processing, vol. 71, no. 3, pp. 371-381, 2011

J. Fernandez-Berni, R. Carmona-Galan, F. Pozas-Flores, A. Zarandy and A. Rodriguez-Vazquez. "Multi-Resolution Low-Power Gaussian Filtering by Reconfigurable Focal-Plane Binning", Proc. SPIE

8068, Bioelectronics, Biomedical, and Bioinspired Systems V; and Nanotechnology V, 806806, Prague, Czech Republic, 2011

KEY RESEARCH PROJECTS & CONTRACTS

AFLS4K: Diseño micro-electrónico de un sensor lineal de alta velocidad para aplicaciones de inspección de procesos industriales (0619/0076)
PI: Óscar Guerra Vinuesa
Funding Company: Innovaciones Microelectrónicas
2009

BIOTAG: Monolithic Implementation of Passive RFID Transponders for Biomedical Applications (TIC-02818)
PI: Manuel Delgado Restituto
Funding Body: Proyectos de Excelencia, Junta de Andalucía
2008

MIXMODEST: Mixed Mode In Deep Submicron Technologies (ESPRIT-29261)
PI: Ángel Rodríguez Vázquez
Funding Body: Otros Programas, Organismos Públicos Europeos
1998

RESEARCH LINE
Sigma-Delta Data Converters

CONTACT
José M. de la Rosa Utrera
jrosa@imse-cnm.csic.es



Caption: Microphotograph of a programmable SC lowpass cascade Sigma-Delta Modulator for SDR applications, implemented in a 90-nm CMOS technology



Caption: Microphotograph of a CT bandpass Sigma-Delta Modulator for RF digitization, implemented using Gm-LC circuits in a 65-nm CMOS technology

KEYWORDS

Sigma-Delta Modulators; Analog-to-Digital Converters; Oversampling Analog-to-Digital Converters; RF-to-Digital Sigma-Delta Converters; Sigma-Delta Radio Receivers; Behavioral Modeling, Simulation and Optimization

RESEARCH HIGHLIGHTS

J.M. de la Rosa and R. del Río, CMOS Sigma-Delta Converters: Practical Design Guide, Wiley-IEEE Press, (2nd Edition in press), 2018

M. Honarparvar, J.M. de la Rosa, F. Nabki and M. Sawan, “SMASH Delta-Sigma Modulator with Adderless Feed-forward Loop Filter”, IET Electronics Letters, vol. 8, pp. 532-534, 2017

J.M. de la Rosa, R. Schreier, K.P. Pun and S. Pavan, “Next-Generation Delta-Sigma Converters: Trends and Perspectives”, IEEE J. on Emerging and Selected Topics in Circuits and Systems, vol. 5, pp. 484-499, 2015

G. Molina-Salgado, A. Morgado, Gordana Jovanovic-Dolecek and J.M. de la Rosa, “LC-based Bandpass Continuous-Time Sigma-Delta Modulators with Widely Tunable Notch Frequency”, IEEE Trans. on Circuits and Systems - I: Regular Papers, vol. 61, pp. 1442-1455, 2014

J.M. de la Rosa, “Sigma-Delta Modulators: Tutorial Overview, Design Guide and State-of-the-Art Survey”, IEEE Trans. on Circuits and Systems I: Regular Papers, pp. 1-21, 2011

KEY RESEARCH PROJECTS & CONTRACTS

TOGHETHER: Towards Trusted Low-Power Things: Devices, Circuits and Architectures (TEC2016-75151-C3-3-R)
PI: Francisco V. Fernández Fernández & Rafael Castro López
Funding Body: Min. de Economía, Industria y Competitividad
Dec 2016 - Dec 2019

FLEXICS: Design techniques of low-cost, low-consumption, flexible and reconfigurable micro-nano-electronic circuits and systems with application to wireless communications (P12-TIC-1481)
PI: Francisco V. Fernández Fernández
Funding Body: Junta de Andalucía
Jan 2014 - Feb 2019

MARAGDA: Multilevel approach to the reliability-aware design of analog and digital integrated circuits (TEC2013-45638- C3-3-R)
PI: Francisco V. Fernández Fernández
Funding Body: Min. de Economía y Competitividad
Jan 2014 - Dec 2016

FENIX-SDR: Flexible Nanometer CMOS Analog Integrated Circuits for the Next Generation of Software-Defined-Radio Mobile Terminals (TEC2010-14825/MIC)
PI: José M. de la Rosa Utrera
Funding Body: Min. de Ciencia e Innovación
Jan 2011 - Dec 2013

ARAMIS: Adaptive RF and Mixed-signal Integrated Systems for 4G Wireless Telecom (TEC2007-67247 -C02-00/MIC)
PI: José M. de la Rosa Utrera
Funding Body: C.I.C.Y.T.
Oct 2007 - Sep 2010

RESEARCH AREA > DIGITAL SIGNAL PROCESSING & VLSI SYSTEMS

RESEARCH LINE
CMOS Digital Intelligent and Suistainable Integrated Circuits

CONTACT
Antonio J. Acosta Jiménez
acojim@imse-cnm.csic.es

This research topic has as main aim the efficient implementation of digital integrated circuits on ASICs at several abstraction levels: at a transistor level, designing basic digital cells with a full-custom methodology; at a gate level, finding optimum solutions for combinational and sequential circuits; at a circuit level, developing architectures and timing strategies. Transversal optimization mechanisms are employed in all these implementations, such as for instance, switching activity analysis, minimization of power consumption, low switching-noise generation, design of cells with data-independent power consumption, design for high-speed applications, etc.

Work in this topic faces:

- Design of digital ASICS in nanometer technologies.
- Design of digital cells optimized for several parameters (i.e., dynamic power consumption, leakage, speed, area, noise, ...).
- Timing problems in digital circuits.
- Combined techniques for power and noise reduction in digital circuits.

Main results achieved include:

- Design, fabrication and test of digital ASICs following full-custom and semi-custom methodologies, in different technologies, including nanometric ones, for applications in control, security, communication, computa-

tional intelligence, etc.
- Development of an automatic and systematic methodology for testing ASICs in the laboratory.
- Design of robust cells and circuits against timing failures, with very low power consumption, low switching-noise generation, and data-independent power consumption.
- Development of different combined noise-power (dynamic and leakage) reduction techniques.

Caption: Test board and ASIC incorporating a double-memory programmable and configurable PWAG controller



Caption: Layout of a 4-input 2-output PWA controller designed in a 90nm technology

KEYWORDS

High-Performance Digital Design; ASICs; Timing Problems; Low-power and Low-Noise Techniques; Design of Digital Cells

RESEARCH HIGHLIGHTS

P. Brox, M.C. Martínez-Rodríguez, E. Tena-Sánchez, I. Baturone and A.J. Acosta, “Application specific integrated circuit solution for multi-input multi-output piecewise-affine functions”, International Journal of Circuit Theory and Applications, vol. 44, no. 1, pp. 4-20, 2016

M.C. Martínez-Rodríguez, P. Brox and I. Baturone, “Digital VLSI implementation of piecewise-affine controllers based on lattice approach”, IEEE Transactions on Control Systems Technology, vol. 23, no. 3, pp. 842-854, 2015

A.J. Acosta, “Low Power and Security Trade-off in Hardware: From True Random Number Generators to DPA Resilience”, Conferencia invitada al Energy Secure Systems Architecture Workshop ISCA 2014, Minnessotta, USA

P. Brox, J. Castro-Ramírez, M.C. Martínez-Rodríguez, E. Tena, C.J. Jiménez, I. Baturone and A.J. Acosta, “A Programmable and Configurable ASIC to Generate Piece-wise-Affine Functions Defined Over General Partitions”, IEEE Trans. on Circuits and Systems I: Regular Papers, vol. 60, no. 12, pp. 3182-3194 , 2013

KEY RESEARCH PROJECTS & CONTRACTS

INTERVALO: Integration and validation in laboratory of countermeasures against side-channel attacks in microelectronic cryptocircuits (TEC2016-80549-R)
PI: Antonio J. Acosta Jiménez / Carlos J. Jiménez Fernández
Funding Body: Min. de Economía, Industria y Competitividad
Dec 2016 - Dec 2019

CESAR: Secure microelectronic circuits against side-channel attacks (TEC2013-45534-R) » web
PI: Antonio J. Acosta Jiménez / Carlos J. Jiménez Fernández
Funding Body: Min. de Economía y Competitividad
Jan 2014 - Dec 2016

CITIES: Integrated circuits for transmitting secure information (TEC2010-16870) » web
PI: Carlos J. Jiménez Fernández
Funding Body: Min. de Ciencia e Innovación
Jan 2011 - Sep 2014

MOBY-DIC: Model-based synthesis of digital electronic circuits for embedded control (EC-IST-VIIPM no.-248858)

PI: Antonio J. Acosta Jiménez
Funding Body: 7th Framework Programme, European Commission
Dec 2009 - Nov 2013

CRIPTO-BIO: Microelectronic design for crypto-biometric authentication (P08-TIC-03674) » web

PI: Iluminada Baturone Castillo
Funding Body: Junta de Andalucía - Proyectos de Excelencia
Jan 2009 - Dec 2013

RESEARCH LINE
Digital Embedded Systems and IoT

CONTACT
Ángel Barriga Barros
barriga@imse-cnm.csic.es

This research line is focused on the design of digital embedded systems implemented on programmable devices (FPGAs), using intellectual property (IP) modules. The aim is to solve problems related to size constraints, power consumption and computation that characterize such systems, as well as to provide the tools and design methodologies that facilitate and accelerate its development. The highlights of the developed solutions are the design of specific processing architectures, hardware/software codesign techniques, the use of reconfigurable devices, and the employment of Intellectual Property (IP) modules for reusability. The transversal nature of this research line allows that its results can be used in different application domains related to other research activities of the group.

The topics of interest that are covered by this research line are:

- Development of design methodologies for embedded digital systems.
  · Specification languages.
  · Hardware & software codesign.
  · CAD tools development.
- Architectures for specific application systems.
  · Architectures and design of data/signal processing modules
  · Development of IP modules.
  · Reconfigurable systems
- Applications of embedded digital systems.
  · Biometric systems based on fingerprint, face and voice.
  · Cryptographic systems
  · Image processing and artificial vision
  · Emerging applications of wearables, smart cards, communications networks, industrial control sytems, wireless sensor networks and Internet of Things.



Caption: FPGA-Based Embedded System for Video De-Interlacing. a) Block Diagram. b) Experimental Setup



Caption: FPGA-Based Embedded System to Implement Viola-Jones Face Detection Algorithm

KEYWORDS

Embedded Systems; Design Methodologies; Systems on Chip (SoC); Hardware & Software Codesign; Reconfigurable Devices; CAD Tools

RESEARCH HIGHLIGHTS

M.J. Avedillo, A. Barriga, L. Acasandrei and J.M. Calahorro, “Hardware-software embedded face recognition system”, International Conferences in Central Europe on Computer Graphics, Visualization and Computer Vision (WSCG), Pilzen, Czech Republic, 2016

E. Calvo-Gallego, P. Brox and S. Sanchez-Solano, “Low-cost dedicated hardware IP modules for background subtraction in embedded vision systems”, Journal of Real-Time Image Processing, vol. 12, no. 4, pp. 681-695, 2016

P. Brox, I. Baturone and S. Sánchez-Solano, “Fuzzy logic-based embedded system for video de-interlacing”, Applied Soft Computing, vol. 14, part C, pp. 338-346, 2014

M. Brox, S. Sánchez-Solano, E. del Toro, P. Brox and F.J. Moreno-Velo, “CAD tools for hardware implementation of embedded fuzzy systems on FPGAs”, IEEE Transactions on Industrial Informatics, Special Section on Embedded and Reconfigurable Systems, vol. 9, no. 3, pp. 1635-1644, 2013

KEY RESEARCH PROJECTS & CONTRACTS

ID-EO: Design of crypto-biometric hardware for video encryption and authentication (TEC2014-57971-R)

PI: Iluminada Baturone Castillo / Piedad Brox Jiménez
Funding Body: Min. de Economía y Competitividad
Jan 2015 - Dec 2018

SENIAC: Security in interconnected devices by injection of authentication and ciphering algorithms (RTC-2014-2932-8)
PI: Iluminada Baturone Castillo
Funding Body: Min. de Economía y Competitividad
Oct 2014 - Mar 2017

SEIs: Hardware design for embedded systems in intelligent environments (TEC2011-24319)
PI: Santiago Sánchez Solano
Funding Body: Min. de Ciencia e Innovación
Jan 2012 - Sep 2015

MOBY-DIC: Model-based synthesis of digital electronic circuits for embedded control (EC-IST-VIIPM no.-248858)
PI: Antonio J. Acosta Jiménez
Funding Body: 7th Framework Programme, European Commission
Dec 2009 - Nov 2013

CRIPTO-BIO: Microelectronic design for crypto-biometric authentication (P08-TIC-03674)
PI: Iluminada Baturone Castillo
Funding Body: Junta de Andalucía - Proyectos de Excelencia
Jan 2009 - Dec 2013

RESEARCH LINE
Cybersecurity

CONTACT
Iluminada Baturone Castillo
lumi@imse-cnm.csic.es

Carlos J. Jiménez Fernández
cjesus@imse-cnm.csic.es

This research line focuses on microelectronic solutions for security applications. The objectives are to verify the identity of hardware devices and users as well as to store and communicate sensitive information, resorting to the use of techniques from cryptography, biometrics, and their combination (crypto-biometrics). Security against hardware attacks is especially analyzed, particularly fault injection and side-channel attacks such as differential power analysis (DPA) and differential electromagnetic attacks (DEMA). Microelectronic solutions are aimed at constructions and algorithms providing security together with efficient features of size, power consumption and operation speed.

The activities within this research line are devoted to:

- Exploration of cryptographic algorithms from a secure hardware implementation point of view. Development of architectures for such algorithms with optimized features in terms of VLSI design and resistance against attacks.

- Analysis of side-channel and fault-injection attack sources. Development of robust hardware solutions as well as setups and benchmarks to measure the security of microelectronic realizations against attacks. Vulnerability metrics.

- Design of modules based on PUFs (within programmable devices and/or integrated circuits) to implement security primitives particularly related to key generation, identifiers, and random numbers.

- Hardware implementation of algorithms to process and recognize biometric features such as fingerprints, faces, gait, voice, etc. Design of microelectronic solutions for biometric, multi-biometric, and crypto-biometric systems.

- Application of the above solutions to wearable devices, tokens, tags, consumer electronic devices, control systems, etc.



Caption: Experimental setup to measure hardware security: 1.- Power supply, 2.- Logic analyzer, 3.-Oscilloscope, 4.- Temperature control system, 5.- Device under test, 6.- Software to automate measurements.



Caption: Prototype of e-padlock which allows dual-factor authentication (what you have and who you are) in the access to a content management system.

KEYWORDS

Hardware for Cryptography; Biometrics and Crypto-Biometrics; Physical Unclonable Functions (PUFs); Secure FPGAs and Integrated Circuits; Hardware Attacks; Authentication and Secure Communications

RESEARCH HIGHLIGHTS

J.M. Mora-Gutiérrez, C.J. Jiménez-Fernández and M. Valencia-Barrero, “Trivium Hardware Implementations for Power Reduction”, International Journal of Circuit Theory and Applications, Special Issue: Secure lightweight crypto-hardware, vol. 45, no. 2, pp. 188-198, 2017

A. Cabrera-Aldaya, A.J. Cabrera and S. Sánchez-Solano, “SPA Vulnerabilities of the Binary Extended Euclidean Algorithm”, Journal of Cryptographic Engineering, vol 7, no. 4, pp. 273–285, 2017

I. Baturone, M.A. Prada-Delgado and S. Eiroa, “Improved generation of identifiers, secret keys, and random numbers from SRAMs”, IEEE Transactions on Information Forensics and Security, vol. 10, no. 12, pp. 2653-2668, 2015

E. Tena-Sánchez, J. Castro and A.J. Acosta , “A Methodology for Optimized Design of Secure Differential Logic Gates for DPA Resistant Circuits”, IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 4, no. 2, pp 203-215, 2014

R. Arjona and I. Baturone, “A Hardware Solution for Real-Time Intelligent Fingerprint Acquisition”, Journal of Real-Time Image Processing, vol. 9, no. 1, pp. 95-109, 2014

KEY RESEARCH PROJECTS & CONTRACTS

INTERVALO: Integración y validación en laboratorio de contramedidas frente a ataques laterales en criptocircuitos microelectrónicos (TEC2016-80549-R)
PI: Antonio J. Acosta Jiménez / Carlos J. Jiménez Fernández
Funding Body: Min. de Economía y Competitividad
Dec 2016 - Dec 2019

SENIAC: Security in interconnected devices by injection of authentication and ciphering algorithms (RTC-2014-2932-8)
PI: Iluminada Baturone Castillo
Funding Body: Min. de Economía y Competitividad
Oct 2014 - Mar 2017

CESAR: Secure microelectronic circuits against side-channel attacks (TEC2013-45523-R)
PI: Antonio J. Acosta Jiménez / Carlos J. Jiménez Fernández
Funding Body: Min. de Economía y Competitividad
Jan 2014 - Dec 2016

CB-DOC: Content management system with secure authentication by cripto-biometric techniques based on hardware (IPT-2012-0695-390000)
PI: Iluminada Baturone Castillo
Funding Body: Min. de Economía y Competitividad · Proyecto INNPACTO
Jul 2012 - Mar 2015

CRIPTO-BIO: Microelectronic design for crypto-biometric authentication (P08-TIC-03674)
PI: Iluminada Baturone Castillo
Funding Body: Junta de Andalucía - Proyectos de Excelencia
Jan 2009 - Dec 2013

RESEARCH AREA > BRAIN-INSPIRED NEURAL NETWORKS AND ARTIFICIAL INTELLIGENCE

RESEARCH LINE
Neuromorphic Cognitive Systems

CONTACT
Bernabé Linares Barranco
bernabe@imse-cnm.csic.es

Teresa Serrano Gotarredona
terese@imse-cnm.csic.es

Luis A. Camuñas Mesa
camunas@imse-cnm.csic.es

The IMSE Neuromorphic group develops sensory and processing microchips that mimic sensing and processing in biological beings. It also develops multi-chip and hybrid chip-FPGA systems to scale up to higher complexity systems.

The group also works on algorithms and sensory processing for spiking information sensing, coding and processing. Chips use mixed signal, low current, and/or low power, circuit techniques, as well as high speed communication techniques. The group uses mixed or digital CMOS technologies, as well as application projections exploiting emergent nanoscale technologies or new devices like memristors.

At present, the group focuses mainly on event-driven (spiking) frame-free vision systems, developing sensing retinas for spatial or temporal contrast (such as DVS -Dynamic Vision Sensors), as well as event-driven convolution processors, which allow to assemble for example large scale spiking 'Convolutional Neural Networks' for high speed object recognition. These chips and systems use AER (Address Event Representation) communication techniques.

Event-driven retinas do not produce sequences of still frames, as conventional video cameras do. Instead, each pixel senses light and computes a given property (spatial contrast, temporal change) continuously in time. Whenever this property exceeds a given threshold, the pixel sends out an event (which usually consists of the pixel x,y coordinate and the sign of the threshold), which is written onto one (or more) high speed bus with asynchronous handshaking. This way, sensors produce continuous event flows, and subsequent processors process them event by event.



Caption: [A] Event-driven sensing-processing system with (a) DVS-retina and multi-kernel-convolver (b,c): it captures the 500Hz oscilloscope spiral (e), generating events (x,y,t), representing the spatio-temporal trajectory (d).



Caption: [B] Event-driven shape sensing-recognition. (a) system, (b) stimulus, (c) events, (d-f) stages outputs showing 'clover' recognition simultaneous to stimulus.

KEYWORDS

Spiking Neural-Circuits; Signal-Processing; Learning; AER (Address-Event-Representation); AER-Contrast-Retinas; AER Dynamic Vision Sensors (DVS); Memristive Neuromorphic Systems; AER-Processors; AER-Convolution; STDP (Spike-Timing-Dependent-Plasticity); Low-Power; Frame-Free-Vision; Convolutional-Neural-Networks

RESEARCH HIGHLIGHTS

A. Yousefzadeh, M. Khoei, S. Hosseini, P. Holanda, S. Leroux, O. Moreira, J. Thapson, B. Dhoet, P. Simoens, T. Serrano-Gotarredona, and B. Linares-Barranco, "Asynchronous Spiking Neurons, the natural key to exploit temporal sparsity", IEEE Journal on Emergent and Selected Topics in Circuits and Systems, vol. 9, no. 4, pp. 668-678, 2019

A. Yousefzadeh, E. Stromatias, M. Soto, T. Serrano-Gotarredona and B. Linares-Barranco, "On Practical Issues for Stochastic STDP Hardware with 1-bit Synaptic Weights", Frontiers in Neuroscience, vol. 12, article 665, 2018

A. Yousefzadeh, M. Jablonski, T. Iakymchuk, A. Linares-Barranco, A. Rosado, L.A. Plana, S. Temple, T. Serrano-Gotarredona, S. Furber, and B. Linares-Barranco, "On Multiple AER Handshaking channels over High-Speed Bit-Serial Bi-Directional LVDS Links with Flow-Control and Clock-Correction on Commercial FPGAs for Scalable Neurmorphic Systems", IEEE Trans. on Biomedical Circuits and Systems, vol 11, no. 5, pp. 1133-1147, 2017

[B] J. A. Pérez-Carrasco, B. Zhao, C. Serrano, B. Acha, T. Serrano-Gotarredona, S. Chen and B. Linares-Barranco, "Mapping from Frame-Driven to Frame-Free Event-Driven Vision Systems by Low-Rate Rate-Coding and Coincidence Processing. Application to Feed-Forward ConvNets," IEEE Trans. on Pattern Analysis and Machine Intelligence, vol. 35, no. 11, pp. 2706-2719, 2013

[A] L. Camuñas-Mesa, C. Zamarreño-Ramos, A. Linares-Barranco, A. Acosta-Jiménez, T. Serrano-Gotarredona and B. Linares-Barranco, "An Event-Driven Multi-Kernel Convolution Processor Module for Event-Driven Vision Sensors," IEEE Journal of Solid-State Circuits, vol. 47, no. 2, pp. 504-517, 2012

KEY RESEARCH PROJECTS & CONTRACTS

SPINAGE: Weighted Spintronic-Nano-Oscillator-based Neuromorphic Computing System Assisted by laser for Cognitive Computing
PI: Teresa Serrano-Gotarredona
Funding Body: European Union
Oct 2020 - Sep 2024

NeurONN: Two-Dimensional Oscillatory Neural Networks for Energy Efficient Neuromorphic Computing
PI: Bernabé Linares-Barranco
Funding Body: European Union
Jan 2020 - Dec 2022

HBP: Human Brain Project
PI: Bernabé Linares-Barranco
Funding Body: European Union
Apr 2014 - Mar 2016

NABAB: Nanocomputing Building Blocks with Acquired Behaviour
PI: Teresa Serrano Gotarredona
Funding Body: European Union
Apr 2007 - Apr 2010

CAVIAR: Convolution AER Vision Architecture
PI: Bernabé Linares-Barranco
Funding Body: European Union
Jun 2002 - Jun 2006

RESEARCH LINE
Microelectronic Systems for Computational Intelligence

CONTACT
Santiago Sánchez Solano
santiago@imse-cnm.csic.es

This research line focuses on the development of new design methodologies and circuit elements for Computational Intelligence applications. Computational Intelligence includes a set of techniques inspired by natural processes that allow addressing complex problems more efficiently than through traditional approaches. Specifically, our interest is mainly focused towards efficient hardware implementation of neuro-fuzzy systems and its use in applications that take advantage of their ability to describe a system with linguistic terms, as well as to cope with the inaccurate, vague or incomplete information that appears in many real-world problems.

In recent years, the developed activities in this line have addressed the following three main objectives:

- The development of architectures for efficient implementation of fuzzy-inference systems on ASICs and FPGAs, as well as the proposal of a model-based design methodology that accelerates the stages of functional verification and synthesis of fuzzy modules and facilitates their integration in embedded systems.

- The generation of a development environment for fuzzy systems, Xfuzzy, which facilitates the tasks of design, verification and synthesis, both software and hardware, of fuzzy logic-based systems.

- The application of the above techniques and circuits to different problems of robotics, industrial control, food technology, communications systems, image processing, and intelligent device networks for applications related to the areas of safety and environmental control.



Caption: VLSI implementation of a 3-input 1-output fuzzy inference system using an active rule-based architecture.



Caption: Components of the Xfuzzy environment, which integrates tools to facilitate the different stages involved in the design process of fuzzy logic-based systems.

KEYWORDS

Intelligent Systems; Soft-Computing; Neuro-Fuzzy Circuits; CAD Tools; Model-Based Design; Fuzzy Control; Fuzzy Image Processing; Internet of Things

RESEARCH HIGHLIGHTS

S. Sánchez-Solano and M. Brox, “Hardware Implementation of Embedded Fuzzy Controllers on FPGAs and ASICs”, in Fuzzy Modelling and Control: Theory and Applications, vol. 9, pp. 235-253, Atlantis Series on Computational Intelligence Systems, Springer-Verlag, 2014

S. Sánchez-Solano, E. del Toro, M. Brox, P. Brox and I. Baturone, “Model-Based Design Methodology for Rapid Development of Fuzzy Controllers on FPGAs”, IEEE Trans. on Industrial Informatics, vol. 9, no. 3, pp. 1361-1370, 2013

P. Brox, I. Baturone and S. Sánchez-Solano, “Fuzzy Logic-Based Algorithms for Video De-Interlacing”, Series: Studies in Fuzziness and Soft Computing, vol. 246, Springer, 2010

S. Sánchez-Solano, A. J. Cabrera, I. Baturone, F.J. Moreno-Velo and M. Brox, “FPGA Implementation of Embedded Fuzzy Controllers for Robotic Applications”, IEEE Trans. on Industrial Electronics, vol. 54, no. 4, pp. 1937-1945, 2007

I. Baturone, A. Barriga, S. Sánchez-Solano, C.J. Jiménez-Fernández and D.R. López, Microelectronic Design of Fuzzy Logic-Based Systems, CRC Press, 2000

KEY RESEARCH PROJECTS & CONTRACTS

Predicción regional de potencia eólica a partir de Lógica Difusa
PI: Iluminada Baturone Castillo
Funding Body: EDP Renováveis
2014 - 2015

SEIs: Diseño hardware para sistemas empotrados en entornos inteligentes (TEC2011-24319)
PI: Santiago Sánchez Solano
Funding Body: Min. de Ciencia e Innovación
Jan 2012 - Sep 2015

DIMISION: Diseño microelectrónico de sistemas de visión para redes de sensores inteligentes (TEC2008-04920)
PI: Santiago Sánchez Solano
Funding Body: Min. de Ciencia e Innovación
Jan 2009 - Jun 2012

FVISION: Implementación microelectrónica de circuitos difusos para microsistemas inteligentes de visión (TEC2005-04359/MIC)
PI: Ángel Barriga Barros
Funding Body: Min. de Ciencia y Educación
Dec 2005 - Dec 2008

Diseño microelectrónico de sistemas inteligentes para el procesado de información sensorial (TIC2001-1726-C02-01)
PI: Santiago Sánchez Solano
Funding Body: Gobierno de España
2001-2004

RESEARCH AREA > SENSORY & PHOTONIC VISION SYSTEMS

RESEARCH LINE
CMOS Smart Imagers and Vision Chips

CONTACT
Ángel Rodríguez Vázquez
angel@imse-cnm.csic.es

Ricardo Carmona Galán
rcarmona@imse-cnm.csic.es

Image handling is instrumental in many applications, including consumer electronics, surveillance, robotics, machine vision, etc. Some of them demand high quality images, while others require fast analysis and interpretation of the image flow. Despite the specific target, all applications benefit from embedding processing circuitry together with optical sensors in the same silicon substrate. CMOS technologies allow the incorporation of digital processing on-chip to correct image artifacts or to analyze and interpret the scene in real-time. Using CMOS technologies enables the implementation of cameras and vision systems with reduced power consumption and reduced size. This permits the incorporation of vision in applications where it was previously considered to be economically prohibitive or technically unfeasible.

This research line embraces different activities related to the incorporation of intelligence into image sensors, namely:

- New pixel topologies for enhanced sensitivity and reduced noise.
- Front-side and Back-side illuminated sensors.
- Pixels for single-photon detection and time-of-flight calculations.
- Pixels for high-dynamic range image acquisition.
- In-pixel processing and memory for feature extraction at the focal-plane.
- Re-configurable read-out channels for high-performance digital imagers.
- Data converters for high-speed and high accuracy (low noise) image downloading.

- Architectures and algorithms for on-chip image correction.
- Distributed, progressive processing architectures for vision systems.
- Sensors for 3-D image capture.

Different application areas are covered like automotive, unmanned vehicle navigation, distributed smart cameras and vision-enabled wireless sensor networks. These applications have been benchmarked by using real systems. Significant parts of the technology have been transferred to industry, including the creation of spin-off companies.



Chronology of the vision chips designed by the group, from 1997 to 2010



Caption: On-chip generated scale-space (upper row) compared to ideal (middle row). Gaussian filters are implemented by time-controlled diffusion.

KEYWORDS

Smart CMOS Imagers; HDR Imagers; Real-Time Vision Systems-on-Chip; Data Converters for Imagers; Silicon Retinas

RESEARCH HIGHLIGHTS

J. Fernandez-Berni, R. Carmona-Galan and A. Rodriguez-Vazquez, Low-Power Smart Imagers for Vision-Enabled Sensor Networks, Springer, 2012

J. Fernandez-Berni, R. Carmona-Galan and L. Carranza-Gonzalez. “FLIP-Q: A QCIF Resolution Focal-Plane Array for Low-Power Image Processing”, IEEE Journal of Solid-State Circuits, vol. 46, no. 3, pp. 669-680, 2011

G. Liñan, A. Rodriguez-Vazquez, R. Carmona, F. Jimenez, S. Espejo and R. Dominguez-Castro, “A 1000 FPS@128x128 Vision Processor with 8-bit Digitized I/O”, IEEE Journal of Solid-State Circuits, vol 39, no. 7, pp. 1044-1055, 2004

A. Rodriguez-Vazquez, G. Liñan, L. Carranza, E. Roca, R. Carmona, F. Jimenez-Garrido, and R. Dominguez-Castro, “ACE16k: the Third Generation of Mixed-Signal SIMD-CNN ACE Chips towards VSoCs”, IEEE Transactions on Circuit and Systems I: Fundamental Theory and Applications, vol. 51, no. 5, pp. 851-863, 2004

T. Roska and A. Rodriguez-Vazquez (Eds.), Towards the Visual Microprocessor: VLSI Design and the Use of Cellular Neural Network Universal Machine Computers, pp. 213-237, John Wiley & Sons, 2001

KEY RESEARCH PROJECTS & CONTRACTS

3DHVC: Design of high-performance heterogeneous, ultra high speed cellular sensor-processors for multispectral light sensing (BAA-11-001)
PI: Ángel Rodríguez Vázquez
Funding Body: Office of Naval Research (USA)
Jan 2011 - Dec 2013

WIVISNET: Wireless and smart vision sensors for networked surveillance and monitoring (TEC2009-11812)
PI: Ricardo Carmona Galán
Funding Body: Min. de Ciencia e Innovación
Jan 2010 - Dec 2012

VISTA: Design of sensing-processing-actuation systems on-a-chip: 4th generation vision systems (TIC2003-09817-C02-C01)
PI: Ángel Rodríguez Vázquez
Funding Body: Min. de Ciencia y Tecnología
Dec 2003 - Nov 2006

RESEARCH LINE

Heterogeneous Sensory-Processing Systems and 3-D Integration

CONTACT
Ángel Rodríguez Vázquez
angel@imse-cnm.csic.es

Ricardo Carmona Galán
rcarmona@imse-cnm.csic.es

3D Integration technologies enable vertical interconnection of different wafers and thus the allocation of different subsystems and functions into dedicated, specialized layers.

Both features have significant impact on performance. On the one hand, different technologies and materials can be combined, for instance nano-antennas for THz radiation detectors. On the other hand, form factors can be improved and larger function densities can be achieved; for instance, image pixels with embedded processing can be effectively implemented without penalizing the fill factor and the pixel pitch.

This research comprises different activities concerning heterogeneous sensory-processing systems using 3D IC with emphasis on technologies employing TSVs. Activities include the following:

- Prospective analysis and identification of suitable 3D technology candidates.

- Multi-spectral, 3D-compatible sensing materials and devices.

- Interface circuitry between these sensors and the processing layers, including the electrical interface itself as well as the time multiplexing which may be required to handle different signal granularities at the different layers.

- Architectures for optimum exploitation of the potentials of 3D heterogeneous technologies. Emphasis is on vision systems and the usage of different spatial resolutions and scales at each layer in the vertically-interconnected architecture.

- Identification of constitutive functional operators for the different layers of the vertical processing chain, with emphasis on vision.

- Circuit topologies for the different layers of the processing chain.
Regarding vision systems, the basic challenge is to achieve sensors with million pixel counts, pixel pitch around 6μm and operating speed in the range of 10,000 Frames/second.



Caption: Functional/physical mapping in a multilayer structure



] Caption: A CMOS-3D reconfigurable architecture with In-pixel processing for feature detectors

KEYWORDS

3D Integrated Circuits; Through-Silicon-Vias; Vertically-Interconnected Systems; Heterogeneous Integration

RESEARCH HIGHLIGHTS

A. Zarandy, Cs. Rekeczky, P. Földesy, R. Carmona-Galan, G. Liñan-Cembrano, G. Sos, A. Rodriguez-Vazquez and T. Roska, “VISCUBE: a multi-layer vision chip”, in Á. Zarandy (Ed.), Focal-Plane Sensor-Processor Chips, pp. 181-208, Springer, 2011

A. Zarandy, P. Földesy, R. Carmona-Galan, Cs. Rekeczky, J. Bean and W. Porod, “Cellular Multi-core Processor Carrier Chip for Nanoantenna Integration and Experiments”, in Ch. Baatar, W. Porod & T. Roska (Eds.), Cellular Nanoscale Sensory Wave Computing, , pp. 147-168, Springer, 2010

R. Carmona-Galan, A. Zarandy, Cs. Rekeczky, P. Földesy, A. Rodriguez-Perez, C. Dominguez-Matas, J. Fernandez-Berni, G. Liñan-Cembrano, B. Perez-Verdu, Z. Karasz, M. Suarez-Cambre, V. M. Brea-Sanchez, T. Roska and A. Rodriguez-Vazquez, “A hierarchical vision processing architecture oriented to 3D integration of smart camera chips”, Journal of Systems Architecture, vol. 69, no. 10, part A, pp. 908-919, 2013

M. Suarez, V.M. Brea, J. Fernandez-Berni, R. Carmona-Galan, G. Liñan, D. Cabello and A. Rodriguez-Vazquez, “CMOS-3D Smart Imager Architectures for Feature Detection”, IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 2, no. 4, pp. 723-736, 2012

R. Maldonado-Lopez, F. Vidal-Verdu, G. Liñan and A. Rodriguez-Vazquez, “Integrated Circuitry to Detect Slippage Inspired by Human Skin and Artificial Retinas”, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 56, no. 8, pp. 1554-1565, 2009

KEY RESEARCH PROJECTS & CONTRACTS

INNPACTO 3D2: Intelligent Image Sensors in CMOS Technology with 3D Stacked Chips (IPT-2011-1625-430000)
PI: Ángel Rodríguez Vázquez
Funding Body: Min. de Ciencia e Innovación
May 2011 - Dec 2014

3DHVC: Design of high-performance heterogeneous, ultra high speed cellular sensor-processors for multispectral light sensing (BAA-11-001)
PI: Ángel Rodríguez Vázquez
Funding Body: Office of Naval Research, USA
Jan 2011 - Dec 2013

Study and design of interfaces for CMOS-compatible sensing nanostructures for the integration of nanoelectronic systems
PI: Ricardo Carmona Galán
Funding Body: Min. de Educación y Ciencia
Oct 2006 - Sep 2007

RESEARCH LINE
Dynamic Vision Sensors

CONTACT
Bernabé Linares Barranco
bernabe@imse-cnm.csic.es

Teresa Serrano Gotarredona
terese@imse-cnm.csic.es

Luis A. Camuñas Mesa
camunas@imse-cnm.csic.es

Dynamic Vision Sensors are a type of spiking silicon retinas in which each pixel autonomously and asynchronously sends out an address event when the light it senses has changed above a given relative threshold.

This type of cameras, which are “Frame-Free”, do not generate sequences of still frames, as conventional commercial cameras do, but provide a flow of spiking address events that dynamically represent the changing visual scene. They are heavily inspired in biological retinas, which also send continuously nervous spike impulses to the cortex. Biological retinas are continuously vibrating through microsaccades and ocular tremors, thus producing spikes also when there is change of light. DVS cameras provide an almost instantaneous representation (with micro-second delays) of the changing visual reality, with very reduced data flow, reduced power, and data sparsity, thus reducing data processing requirements of subsequent stages. DVS cameras have become of high interest to industry recently with a number of spinoff companies commercializing them (Prophesee, IniVation, Celepixel as well as large traditional companies like Samsung and Sony embracing developments.

At IMSE there is a specific research line on AER (Address Event Representation) DVS cameras by the Neuromorphic Group, who coordinated the CAVIAR EU project in which this type of sensor was first invented and exploited. Later on they developed their own prototype which at that time had the best contrast sensitivity, power consumption, and circuit compactness, resulting in 4 licensed patents and the participation in French spinoff company Chronocam, now known as Prophesee. Main recent activities in this line include:

- Design and fabrication of a number of Dynamic Vision Sensors.
- Improved AER read-out circuitry.
- Design of improved temporal contrast sensitivity prototypes through low power mismatch-insensitive amplification stages.
- Development of new conceptual circuits for alternative operation principles for DVS cameras.
- Low current circuit techniques.
- Fast read-out circuits.



Caption: Top: DVS chip with 128x128 pixels, showing zoom preview of 30µm size pixel and schematic on the right, fabricated in AMS 0.35µm. Bottom: Example captures of DVS camera showing high-speed capability, low data-rate (nev is number of events), high intra-scene dynamic range. See ref [A] for details.



Caption: 3D Stereo Vision with a pair of DVS cameras solving correct object tracking with temporal occlusions. See ref [B] for details.

KEYWORDS

Dynamic Vision Sensor; Address Event Representation; Spiking Retinas; Spiking Neural Networks; Asynchronous Circuits; High-Speed Low-Power Vision; DVS Stereo-Vision

RESEARCH HIGHLIGHTS

A. Yousefzadeh, G. Orchard, T. Serrano-Gotarredona and B. Linares-Barranco, “Active Perception with Dynamic Vision Sensors. Minimum Saccades with Optimum Recognition”, IEEE Transactions on Biomedical Circuits and Systems, vol. 12, no. 4, pp 927-939, 2018

[B] L.A. Camuñas-Mesa, T. Serrano-Gotarredona, S. Ieng, R. Benosman and B. Linares-Barranco, “Event-Driven Stereo Visual Tracking Algorithm to Solve Object Occlusion”, IEEE Transactions on Neural Networks and Learning Systems, vol. 29, no. 9, pp 4223-4237, 2017

T. Serrano-Gotarredona and B. Linares-Barranco, “Poker-DVS and MNIST-DVS. Their History, How They were Made, and Other Details”, Frontiers in Neuromorphic Engineering, Frontiers in Neuroscience, vol. 9, article 481, 2015

[A] T. Serrano-Gotarredona and B. Linares-Barranco, “A 128x128 1.5% Contrast Sensitivity 0.9% FPN 3µs Latency 4mW Asynchronous Frame-Free Dynamic Vision Sensor Using Transimpedance Amplifiers”, IEEE Journal of Solid-State Circuits, vol. 48, no. 3, pp 827-838, 2013

J.A. Leñero-Bardallo, T. Serrano-Gotarredona and B. Linares-Barranco, “A 3.6µs Latency Asynchronous Frame-Free Event-Driven Dynamic-Vision-Sensor”, IEEE Journal of Solid-State Circuits, vol. 46, no. 6, pp 1443-1455, 2011

KEY RESEARCH PROJECTS & CONTRACTS

APROVIS3D: Analog PROcessing Of Bioinspired Vision Sensors For 3D Reconstruction
PI: Teresa Serrano Gotarredona
Funding Body: Min. de Ciencia e Innovación
Apr 2020 - March 2023

COGNET: Event-based cognitive vision system. Extension to audio with sensory fusion
PI: Teresa Serrano Gotarredona
Funding Body: Min. de Ciencia e Innovación
Jan 2016 - Dec 2019

ECOMODE: Event-driven compressive vision for multimodal interaction with mobile devices
PI: Bernabé Linares-Barranco
Funding Body: European Union
Jan 2015 - Dec 2018

BIOSENSE: Bioinspired event-based system for sensory fusion and neurocortical processing. High-speed low-cost applications in robotics and automotion.
PI: Teresa Serrano Gotarredona
Funding Body: Min. de Ciencia e Innovación
Jan 2013 - Dec 2015

NANONEURO: Design of neurocortical architectures for vision applications
PI: Teresa Serrano Gotarredona
Funding Body: Junta de Andalucía
Jul 2011 - Dec 2014

RESEARCH AREA > NANOELECTRONICS AND EMERGING TECHNOLOGIES

RESEARCH LINE
Circuit Design using Emerging Devices and Non-Conventional Logic Concepts

CONTACT
José M. Quintana Toledo
josem@imse-cnm.csic.es

María J. Avedillo de Juan
avedillo@imse-cnm.csic.es

Main research objective is the development, analysis and design of circuits using emerging devices and/or nonconventional logic models, with emphasis on applications with severe constraints on power or energy like IoT.

In particular, we explore circuits based on resonant tunel diodes (RTDs), tunel transistors (TFETs and SymFETs) or devices integrating phase transition (Hyper-FETs, VO2). The distinguishing features of these devices is exploited to obtain circuits competitive with respect to their CMOS counterparts in terms of speed, power, energy or area or exhibiting better trade-offs among those criteria. From the logic point of view, we study threshold logic and more recently oscillator-based computing. Main recent activities in this line include:

- Development of oscillatory neural networks in which the synchronization dynamics of oscillators are used for computation. Oscillators are implemented with a VO2 device and a transistor.

- Development of logic based on the coding of information in the phase of an oscillation. Its main element is an oscillator to which a synchronization signal is injected to discretize its phase. In the case of binary logic, only two phases are used.

- Design and evaluation of logic circuits using TFETs and HyperFETs for low power and energy efficient applications. Technology benchmarlking and identification of application areas, development of gate topologies and logic architectures suitable for the specific characteristics of these devices.



Caption: a) Programable MOS-NDR exhibiting negative differential resistance; b) Experimental results of a two-phase single-gate-per phase MOBILE pipeline.



Caption: Evaluation in terms of energy and speed of CMOS transistors (MOSFETs and FinFETs) and tunel transistors (PSUHETE and NDHETE1). Different logic-deths and switching activities are explored.

KEYWORDS

Emerging Devices; Coupled Oscillators; Oscillatory Neural Networks; Oscillator-based Computing; VO2; Energy Efficiency; Ultra-Low Power Electronic; Resonant Tunel Diode (RTD); Negative Differential Resistance (NDR); Tunel Transistor (TFET); Steep Subthreshold Slope Devices

RESEARCH HIGHLIGHTS

M.J. Avedillo, J.M. Quintana and J. Núñez, “Phase Transition Device for Phase Storing”, IEEE Transactions on Nanotechnology, vol. 19, pp 107-112, 2020

M. Jiménez, J. Núñez and M.J. Avedillo, “Hybrid Phase Transition FET Devices for Logic Computation”, IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, vol. 6, no. 1, pp 1-8, 2020

J. Núñez and J.M. Avedillo, “Approaching the Design of Energy Recovery Logic Circuits using Tunnel Transistors”, IEEE Transactions on Nanotechnology, vol. 19, pp 500-507, 2020

J. Núñez and M.J. Avedillo, “Power and Speed Evaluation of Hyper-FET Circuits”, IEEE Access, vol. 7, pp 6724-6732, 2019
J. Nuñez and M.J. Avedillo, “Reducing the Impact of Reverse Currents in Tunnel FET Rectifiers for Energy Harvesting Applications”, IEEE Journal of the Electron Devices Society, vol. 5, no. 6, pp. 530-534, 2017

KEY RESEARCH PROJECTS & CONTRACTS

NEURONN: Two-Dimensional Oscillatory Neural Networks for Energy Efficent Neuromorphic computing (H2020-871501)
PI: Bernabé Linares Barranco
Funding Body: European Union
Jan 2020 - Dec 2022

PULPOSS: Processing for Ultra Low POwer using Steep Slope devices: circuits and arquitectures (TEC2017-87052-P)
PI: María J. Avedillo de Juan / José M. Quintana Toledo
Funding Body: Min. de Economía y Competitividad
Jan 2018 - Dec 2020

NACLUDE: Nano-architectures for logic computing using emergent devices (TEC2013-40670-P)
PI: Jose M. Quintana Toledo / María J. Avedillo de Juan
Funding Body: Min. de Economía y Competitividad
Jan 2014 - Dec 2017

RTDs: Architectures and circuits for logic and non-linear applications using RTDs (TEC2010-18937)
PI: María J. Avedillo de Juan
Funding Body: Min. de Ciencia e Innovación
Jan 2011 - Dec 2014

QUDOS: Quantum Tunneling Device Technology on Silicon (IST-2001-32358)
PI: Werner Prost / WP Coordinator: José M. Quintana Toledo
Funding Body: European Comission
Jan 2002 - Dec 2004

RESEARCH LINE
Nanoscale Memristor Circuits and Systems

CONTACT
Bernabé Linares Barranco
bernabe@imse-cnm.csic.es

Teresa Serrano Gotarredona
terese@imse-cnm.csic.es

Luis A. Camuñas Mesa
camunas@imse-cnm.csic.es

With the end of Moore’s Law approaching quickly, mainstream CMOS downscaling is slowing down. Novel nanoscale emerging devices compatible with CMOS fabrication technologies promise to overcome this slow down.

Ultra-dense multi-layer fabrics of nano-scale devices can be fabricated as BEOL (back end of line) on top of CMOS substrates. One of these emerging devices are memristors, also called resistive-RAM (RRAM), which are two-terminal devices whose resistance can be changed as the devices are stimulated differently. Some of these memristors allow for two-state resistances, while other less developed may allow for continuous non-volatile analog memory states. In this research line our main focus is to exploit these novel memristive devices combined with optimized CMOS circuits to provide ultra-compact ultra-low-power computing architectures for edge and IoT applications. Main recent activities in this line include:

- Design and fabrication of monolithic CMOS/memristor Proof-of-Concept computing systems using TiO RRAM Filamentary Memristors.

- Computation of Spike-Time-Dependent-Plasticity Learning Rules with Memristors.

- Stochastic Binary Spike-Time-Dependent-Plasticity for Memristor-based 1-bit weight learning and inference.

- Calibration Techniques for ultra-low-voltage memristive read-out circuits



] Caption: Illustration of massive computing architectures of monolithic CMOS/Memristor neural computing chips assembled on dedicated PCBs.



Caption: Photograph of CMOS chip with memristor test devices fabricated on top.

KEYWORDS

RRAM (Resistive RAM); Non-volatile memristor memory; Nanoscale memristors; TiO filamentary memristors; 1T1R memristor crossbars; Spiking neuromorphic computing with memristors; Hopfield Neural Networks with memristors; Spike-Timing-Dependent-Plasticity with memristors

RESEARCH HIGHLIGHTS

L. A. Camuñas-Mesa, B. Linares-Barranco and T. Serrano-Gotarredona, “Neuromorphic Spiking Neural Networks and Their Memristor-CMOS Hardware Implementations”, Materials, vol. 12, no. 7, article 2745, 2019

B. Linares-Barranco, “Memristors fire away”, Nature Electronics, vol. 1, no. 2, pp 100-101, 2018

X. Guo, F. Merrikh-Bayat, L. Gao, B.D. Hoskins, F. Alibart, B. Linares-Barranco, L. Theogarajan, C. Teuscher and D.B. Strukov, “Modeling and Experimental Demonstration of a Hopfield Network Analog-to-Digital Converter with Hybrid CMOS/Memristor Circuits”, Frontiers in Neuromorphic Engineering, Frontiers in Neuroscience, vol. 9, article 488, 2015

G. Indiveri, B. Linares-Barranco, R. Legenstein, G. Deligeorgis and T. Prodromakis, “Integration of nanoscale memristor synapses in neuromorphic computing architectures”, Nanotechnology, vol. 24, no. 38, article 384010, 2013

C. Zamarreño-Ramos, L. A. Camuñas-Mesa, J.A. Perez-Carrasco, T. Masquelier, T. Serrano-Gotarredona and B. Linares-Barranco, “On Spike-Timing-Dependent-Plasticity, Memristive Devices, and building a Self-Learning Visual Cortex”, Frontiers in Neuromorphic Engineering, Frontiers in Neuroscience, vol. 5, article 26, 2011

KEY RESEARCH PROJECTS & CONTRACTS

Nano-Mind: Neuromorphic Perception and Nano-Memristive Cognition for High-Speed Robotic Actuation
PI: Teresa Serrano Gotarredona
Funding Body: Min. de Ciencia e Innovación
Jun 2020 - May 2024

MeM-Scales: Memory technologies with multi-scale time constants for neuromorphic architectures
PI: Bernabé Linares Barranco
Funding Body: European Union
Jan 2020 - Dec 2022

HERMES: Hybrid Enhanced Regenerative Medicine Systems
PI: Teresa Serrano Gotarredona
Funding Body: European Union
Jan 2019 - Dec 2022

NeuRAM3: NEUral computing aRchitectures in Advanced Monolithic 3D-VLSI nano-technologies
PI: Teresa Serrano Gotarredona
Funding Body: European Union
Jan 2016 - Jun 2019

MemoCiS: Memristors - Devices, Models, Circuits, Systems and Applications
PI: Bernabé Linares Barranco
Funding Body: COST Action IC1401
May 2014 - May 2018

RESEARCH AREA > BIOMEDICAL AND BIOINSPIRED CIRCUITS AND SYSTEMS

RESEARCH LINE
Biomedical Circuits and Systems

CONTACT
Gloria Huertas Sánchez
gloria@imse-cnm.csic.es

Alberto Yúfera García
yufera@imse-cnm.csic.es



Caption: a) Normalized frequency (A) and amplitude (B) measured at V_{cell} in a cell culture. The curves correspond to 2500 cells (W1, W3), 5000 cells (W4, W5) and 10000 cells (W7, W8), seeded at t = 0. Cell proliferation is measured with the oscillation parameters: frequency (f_{osc}) and amplitude (a_{osc}).

Caption: PCB developed for the leg edema test wearable system, to be applied in patients with heart fail disease. The size is set to 2x2 cm^2.

KEYWORDS

Biomedical Circuits and Systems; Bio-Sensors; Laboratory on-a-Chip (LoC); Bioimpedance; Microelectrode; Electro Stimulation (ES); Clinical Applications; Electric Modelling of Biology Systems

RESEARCH HIGHLIGHTS

P. Pérez, J.A. Serrano, M.E. Martín, P. Daza, G. Huertas and A. Yúfera, “A computer-aided design tool for biomedical OBT sensor tuning in cell-culture assays”, Computer Methods and Programs in Biomedicine, vol. 200, article 105840, 2020

J.A. Serrano, P. Pérez, G. Huertas and A. Yúfera, “Alternative general fitting methods for real-time cell-count experimental data processing”, IEEE Sensors Journal, vol. 20, no. 24, 2020

P. Pérez, G. Huertas, A. Maldonado-Jacobi, M. Martín, J.A. Serrano, A. Olmo, P. Daza and A. Yúfera, “Sensing Cell-Culture Assays with Low-Cost Circuitry”, Scientific Reports, Nature Group, vol. 8, article 8841, 2018

D. Rivas-Marchena, A. Olmo, J.A. Miguel, M. Martinez, G. Huertas and A. Yufera, “Real-time electrical bioimpedance characterization of neointimal tissue for stent applications”, Sensors, vol. 17, no. 8, art. 1737, 2017

G. Huertas, A. Maldonado, A. Yufera, A. Rueda and J.L. Huertas, “The Bio-Oscillator: A Circuit for Cell-Culture Assays”, IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 62, pp. 164-168, 2015

KEY RESEARCH PROJECTS & CONTRACTS

SYMAS: Sistema de medida y electroestimulación para aplicaciones de diferenciación y motilidad celular (P18-FR-2308)
PI: Alberto Yúfera García / Gloria Huertas Sánchez
Funding Body: Junta de Andalucía - Proyectos de Excelencia
Jan 2020 - Dec 2022

VOLUM: Valor pronóstico en tiempo real para la monitorización del volumen mediante medidas de bioimpedancias en pacientes con insuficiencia cardíaca aguda (HEART-FAIL VOLUM)
PI: Alberto Yúfera García
Funding Body: Instituto de Salud Carlos III
Jan 2020 – Dec 2021

iSTENT: Real Time Monitoring of Hemodinamic Variables using Smart Stents (iSTENT) based on Capacitive and Bioimpedance Sensors (RTI2018-093512-B-C21)
PI: Alberto Yúfera García
Funding Body: Min. de Ciencia e Innovación
Jan 2019 – Dec 2021

MIXCELL: Integrated MicroSystems for Cell-Culture Assays
PI: Alberto Yúfera García
Funding Body: Min. de Economía y Competitividad
Jan 2014 - Dec 2017

ACATEX: Self-calibration and self-test of analog, mixed-signal and radio frecuency circuits (P09-TIC-5386)
PI: Adoración Rueda Rueda
Funding Body: Junta de Andalucía - Proyectos de Excelencia
Mar 2010 - Feb 2014

RESEARCH LINE
Wireless Implantable and Wearable Intelligent Biosensor Devices

CONTACT
Manuel Delgado Restituto
mandel@imse-cnm.csic.es

Research on bioengineering including integrated sensing/read-out circuitry for the detection and recording of neural signals, wearable electronic devices for healthcare monitoring, and efficient wireless interfaces for intelligent medical devices (IMD). The common denominator to these research lines is the need to achieve high precision, low-noise analog read-out and very low power dissipation, in order to enable solutions which can be powered through small-capacity batteries and/or harvesting techniques.

Different activities are being developed in this area:

- Definition of enabling technologies for the integration and miniaturization of biomimetic systems, which can be used for building neurocortical implants suitable for scientific (to allow new advances in neuroscience), clinical (to provide neuroprosthesis for the treatment of neurological diseases), and translational application (to pave the way for brain-machine interfaces) issues.

- Development of novel neurological data processing algorithms, including data compression, artifact suppression and seizure prediction processors, suitable for closed-loop therapeutic systems for refractory epilepsy and movement disorder diseases.

- Implementation of wireless sensor nodes (WSN) to quantify the impairments of the neuromuscular function and movement observed in Parkinson disease patients including means of surface electromyography (EMG) or kinematic measurements.

- Fabrication of passive radio-frequency identification (RFID) biomedical sensor tags, including mechanisms for remotely powering, suitable for the acquisition and conditioning of biomedical signals such as body temperature, blood glucose level or ECG information.

- Design of standard-compliant transceivers for wireless body area network (WBAN) applications, including novel architectures and circuit techniques for phase domain modulation.



Caption: Fully implantable multichannel cortical neural recording system and experimental verification in vivo with animal model.



] Caption: Ultra-low power transceiver for Bluetooth Low Energy (BLE). The receiver (Rx) skips any active RF stage and it is implemented as a passive front-end. It achieves a sensitivity of -81.4 dBm and consumes less than 1.1 mW. The transmitter employs direct modulation and an efficient class-E power amplifier (PA) to deliver 1.6 dBm output power to the antenna with a total efficiency of 24.5%

KEYWORDS

Biomedical Circuits and Systems; Neuro-Engineering; Low-Noise Sensor Readout; Low-Power Wireless Interfaces; Telemetry Systems; Energy Harvesting

RESEARCH HIGHLIGHTS

R. Fiorelli, M. Delgado-Restituto and Á. Rodríguez-Vázquez, “Charge-Redistribution Based Quadratic Operators for Neural Feature Extraction”, IEEE Transactions on Biomedical Circuits and Systems, vol. 14, no. 3, pp. 606-619, 2020

J. L. Valtierra, M. Delgado-Restituto, R. Fiorelli and Á. Rodríguez-Vázquez, “A Sub-μW Reconfigurable Front-End for Invasive Neural Recording that Exploits the Spectral Characteristics of the Wideband Neural Signal”, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, no. 5, pp. 1426-1437, 2020

R. Fiorelli, M. Delgado-Restituto and Á. Rodríguez-Vázquez, “Offset-Calibration with Time-Domain Comparators using Inversion-Mode Varactors”, IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 1, pp. 47-51, 2020

M. Delgado-Restituto, J. B. Romaine and Á. Rodríguez-Vázquez, “Phase Synchronization Operator for On-Chip Brain Functional Connectivity Computation”, IEEE Transactions on Biomedical Circuits and Systems, vol. 13, no. 5, pp. 957-970, 2019

M. Delgado-Restituto, A. Rodríguez-Pérez, A. Darie, C. Soto-Sánchez, E. Fernández-Jover and Á. Rodríguez-Vázquez, “System-Level Design of a 64-Channel Low Power Neural Spike Recording Sensor”, IEEE Transactions on Biomedical Circuits and Systems, vol. 11, no. 2, pp. 420-433, 2017

KEY RESEARCH PROJECTS & CONTRACTS

MIRABRAS: Millimeter-sized Implant with embedded Responsive Artificial intelligence for Brain disorder Assistance (PID2019-110410RB-I00)
PI: Manuel Delgado Restituto
Funding Body: Min. de Ciencia, Innovación y Universidades
Jan 2020 - Dec 2022

IPANEMA: Integrated Pattern-Adaptive optical NEurostimulator with Multi-site recording Array (TEC2016-80923-P)
PI: Manuel Delgado Restituto
Funding Body: Min. de Economía, Industria y Competitividad
Jan 2017 - Dec 2019

CLEPSYDRA: Towards a Closed-Loop Epileptogenic Prediction SYstem based on sub-Dural Recording Arrays (TEC2012-33634)
PI: Manuel Delgado Restituto
Funding Body: Min. de Economía y Competitividad
Jan 2013 - Dec 2015

POWDERS: Ultra-Low Power Wireless Motes for the Remote Sensing of Biomedical Signals (TEC2009-08447)
PI: Manuel Delgado Restituto
Funding Body: Min. de Ciencia e Innovación
Jan 2010 - Dec 2012

BIO-TAG: Monolithic Implementation of Passive RFID Transponders for Biomedical Applications (TIC-02818)

PI: Manuel Delgado Restituto
Funding Body: Junta de Andalucía
Dec 2007 - Dec 2011

RESEARCH AREA > INTEGRATED CIRCUITS FOR SPACE APPLICATIONS

RESEARCH LINE
Biomedical Circuits and Systems

CONTACT
Gildas Léger
leger@imse-cnm.csic.es

Antonio J. Ginés Arteaga
gines@imse-cnm.csic.es



Caption: Photograph of ASIC CMOS 0.35µm Front-End for solar irradiation sensors on the surface of Mars. The circuit has been designed with the rad-hard library (hardened against radiations) developed at the Microelectronics Institute of Seville (IMSE-CSIC-US).



Caption: Test assembly for evaluation of electrical behavior at extreme temperatures. Front microphotograph of the CMOS prototype of the 16bitADC converter.

KEYWORDS

Auto-Calibration; Hardness for Radiation Applications; Embedded Critical Aerospace Applications (Satellites, Rovers, etc.); Sensors; Temperature Sensors; Solar Irradiance Sensors; Mixed Signal ASICs-CMOS for Space

RESEARCH HIGHLIGHTS

A.J. Ginés, E.J. Peralías and A. Rueda, "Black-Box Calibration for ADCs With Hard Nonlinear Errors Using a Novel INL-Based Additive Code: A Pipeline ADC Case Study", IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 64, no. 7, pp. 1718-1729, 2017

J. Núñez, A.J. Ginés, E.J. Peralías and A. Rueda, "Design methodology for low-jitter differential clock recovery circuits in high performance ADCs", Analog Integrated Circuits and Signal Processing, vol. 89, no. 33, pp. 593-609, 2016

A.J. Ginés, E. Peralías and A. Rueda, "Background Digital Calibration of Comparator Offsets in Pipeline ADCs" IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 23, no. 7, pp. 1345-1349, 2015

D. Malagon-Perianez, J.M. de la Rosa, R. del Rio and G. Leger, "Single Event Transients trigger instability in Sigma-Delta Modulators", Conference on Design of Circuits and Integrated Systems (DCIS), Madrid, 2014

J. Ramos-Martos, A. Arias-Drake, A. Ragel-Morales, J. Ceballos-Cáceres, J.M. Mora-Gutiérrez, B. Piñero-García, M. Muñoz-Díaz, M.A. Lagos-Florido, S. Espejo-Meana, I. Arruego-Rodríguez, J. Martínez-Oter and M.T. Álvarez, "OWLs: A Mixed-Signal ASIC for Optical Wire-Less Links in Space Instruments", Fourth International Workshop on Analog and Mixed-Signal Integrated Circuits for Space Applications, AMICSA, ESA/ESTEC, Noordwijk, The Netherlands, 2012

KEY RESEARCH PROJECTS & CONTRACTS

ASIC-SIS: ASIC for compacts solar irradiation sensor (ESP2016-80320-C2-2-R)
PI: Diego Vázquez García de la Vega
Funding Body: Min. de Economía, Industria y Competitividad
Dec 2016 - Dec 2018

16BitADC (ESA ITT AO/1-7154 /12/NL/RA)
PI: Juan Ramos (up to 08/2015) / Joaquín Ceballos / Antonio Ginés (from 09/2015)
Funding Body: ESA (European Space Agency)
Sep 2013 - Dec 2015

DANTE: Adapting Mixed-signal and RF ICs Design and Test to Process and Evironment Variability (TEC2011-28302)
PI: Adoración Rueda Rueda
Funding Body: Min. de Ciencia e Innovación
Jan 2012 - Dec 2015

Radiation Tolerant Analogue/Mixed-Signal Technology Survey and Test Vehicle Design (ESTEC Contract No. 400010162110/NL/AF)
PI: José Luis Huertas / Gildas Léger
Funding Body: ESA (European Space Agency) - Through subcontract with ARQUIMEA
Sep 2010 - Sep 2012

RESEARCH LINE
System-on-Chip ASICs for Space Instrumentation

CONTACT
Servando Espejo Meana
espejo@imse-cnm.csic.es

Joaquín Ceballos Cáceres
joaquin@imse-cnm.csic.es

This line is devoted to the development of integrated circuits and analog/mixed-signal systems for space applications, and in general, for applications in environments suffering radiation and extreme temperatures, with high reliability requirements. The use of conventional CMOS technologies is emphasized, following the concept of radiation hardening by design (RHBD).

Specific activities include the characterization of the effects of high-energy electromagnetic and particles radiation (total ionizing dose –TID, and single-event effects –SEE) on integrated circuit production technologies, on devices and circuits, and the development of robust strategies for the design of circuits and systems.
Other topics of interest include the tolerance of circuits to extended temperature ranges, and the resistance of packages and systems to thermal cycles, impacts, and vibration. Accomplished tasks include:

- Characterization of a 0.35µm CMOS technology concerning radiation effects and extended temperature ranges.
- Development of radiation tolerant digital-cells libraries.
-Development of electrical models for the simulation of MOS transistors with specific radiation-hardened layouts (ELTs).
- Design and test of several mixed-signal ASICs for space use.
    · OWLS: intra-satellite optical communications based on diffuse light.
    · MOURA: tri-axial magnetometer and accelerometer.
    · MEDA: wind sensor for MEDA, for Mars'2020.
    · SIS: solar irradiance sensor for Exomars'18.
- Formal qualification processes for the space-use of mixed-signal ASICs.



Caption: ASIC OWLS



Caption: ASIC for MEDA wind sensor

KEYWORDS

Radiation Hardening; Extended Temperature Ranges; Reliability; Total Ionizing Dose; Single-Event Effects; Redundancy; Latch-up Prevention

RESEARCH HIGHLIGHTS

S. Sordo-Ibáñez, B. Piñero-García, M. Muñoz-Díaz, A. Ragel-Morales, J. Ceballos-Cáceres, L. Carranza-González, S. Espejo-Meana, A. Arias-Drake, J. Ramos-Martos, J.M. Mora-Gutiérrez and M.A. Lagos-Florido, "CMOS Rad-Hard Front-End Electronics for Precise Sensors Measurements", IEEE Transactions on Nuclear Science, vol. 63, pp. 2379-2389, 2016

S. Sordo-Ibáñez, B. Piñero-García, M. Muñoz-Díaz, A. Ragel-Morales, J. Ceballos-Cáceres, L. Carranza-González, S. Espejo-Meana, A. Arias-Drake, J. Ramos-Martos, J.M. Mora-Gutiérrez and M.A. Lagos-Florido, "A Front-End ASIC for a 3-D Magnetometer for Space Applications by Using Anisotropic Magnetoresistors", IEEE Transactions on Magnetics, vol. 51, pp. 1-4, 2015

S. Sordo-Ibáñez, S. Espejo-Meana, B. Piñero-García, A. Ragel-Morales, J. Ceballos-Cáceres, M. Muñoz-Díaz, L. Carranza-González, A. Arias-Drake, J.M. Mora-Gutiérrez, M.A. Lagos-Florido and J. Ramos-Martos, "Four-channel self-compensating single-slope ADC for space environments", Electronics Letters, vol. 50, pp. 579-581, 2014

J. Ramos-Martos, A. Arias-Drake, J.M. Mora-Gutiérrez, M. Muñoz-Díaz, A. Ragel-Morales, B. Piñero-García, J. Ceballos-Cáceres, L. Carranza-González, S. Sordo-Ibáñez, M.A. Lagos- Florido and S. Espejo-Meana, "SEE Characterization of the AMS 0.35 µm CMOS Technology", in Proc. of the 14th European Conf. on Radiation and its Effects on Components and Systems, pp. 1-4, 2013

J. Ramos-Martos, A. Arias-Drake, A. Ragel-Morales, J. Ceballos-Caceres, J.M. Mora-Gutierrez, B. Pinero-Garcia, M. Munoz-Diaz, M.A. Lagos-Florido and S. Espejo-Meana, "Radiation Characterization of the austriamicrosystems 0.35 µm CMOS Technology", in Proc. of the 12th European Conf. on Radiation and its Effects on Components and Systems, 2011

KEY RESEARCH PROJECTS & CONTRACTS

Microelectrónica para instrumentación espacial: ASIC del sensor de viento de MEDA (ESP2016-79612-C3-3-R)
PI: Servando Espejo Meana
Funding Body: Min. Economía y Competitividad
Jan 2017 - Dec 2018

Microelectrónica de espacio para instrumentación ambiental en Marte (ESP2014-54256-C4-4-R)
PI: Servando Espejo Meana
Funding Body: Min. Economía y Competitividad
Jan 2015 - Dec 2015

Diseño y testado de ASICs para el espacio para la misión a Marte 'MEIGA-METNET Precursor' (AYA2011-29967-C05-05)
PI: Servando Espejo Meana
Funding Body: Min. de Ciencia e Innovación
Jan 2012 - Dec 2012

Diseño y testado de ASICs para el espacio para la misión a Marte 'MEIGA-METNET Precursor' (AYA2009-14212-C05-04)
PI: Servando Espejo Meana
Funding Body: Min. de Ciencia e Innovación
Jan 2010 - Dec 2011

Diseño y testado de ASICs para el espacio para la misión a Marte 'MEIGA-METNET Precursor' (AYA2008-06420-C04-02/ESP)
PI: Servando Espejo Meana
Funding Body: Min. de Ciencia e Innovación
Jan 2009 - Dec 2009

FUNDED PROJECTS

NATIONAL GOVERNMENT

CORDION
Cognitive Radio Digitizers for IoT Nodes

PI: José M. de la Rosa Utrera
Projects Details
Type: Research project
Funding Body: Ministerio de Ciencia e Innovación

Reference: PID2019-103876RB-I00
Start date: 01/06/2020
End date: 31/05/2023
Funding: 55.902,00 €

IoT (Internet of Things) implies the interconnection of billions of cyberphysical entities, capable of communicating with each other, without the need lor human intervention, also relerred to machine-to-machine communication. However, the practical implementation of IoT requires also the development of electronic devices that are secure and efficient in terms of cost and energy consumption. They also need to be equipped with a certain level of intelligence giving rise lo the so-called smart devices/objects and autonomy, so that they can make decisions in real time, and locally, i.e. withoul being connected to remate servers.

The so-called Cognitive Radio (CR) technology allows communication systems to make a more efficient use of the electromagnetic spectrum, by dynamically modifying its transmission and reception parameters according to the information sansed from the environment a technique also referred to as spectrum sensing. One of the direct consequences of the physical implementations of CR-based terminals is that the digitizers, i.e. the circuits responsible for transforming the signal from the analog to the digital domain, should be placed as clase as possible to the antenna, so that most of the hardware is digital and hence, it is easier to program vía software.

Another key technology enabler for the development of CR-based IoT nodes is the need to embed a certain degree of Artificial Intelligence (AI), so that they can set their specifications in an optimum and autonomous way, according to the environment conditions (communication coverage, spectrum occupancy, intereferences), battery status and energy consumption.

In this scenario, this project aims to address some of the design challenges for the increased in-coming digital-driven world directly linked to the Economía, Sociedad y Cultura Digitales, which is one of the priority challenges of the Plan Estatal 2017- 2020. To this end, AI-managed digitizers for CR-based IoT nodes will be developed in this project.

MIRABRAS
Millimeter-sized Implant with embedded Responsive Artificial intelligence for Brain disorder Assistance

PI: Manuel Delgado Restituto
Projects Details
Type: Research project
Funding Body: Ministerio de Ciencia e Innovación

Reference: PID2019-110410RB-I00
Start date: 01/06/2020
End date: 31/05/2023
Funding: 137.819,00 €

This Project aims to provide enabling microelectronic technologies for the integration and miniaturization of a smart implantable neural stimulation system, which serves as experimental vehicle for the development of new procedures in neurophysiology and, ultimately, for the implementation of new neural prosthesis, more focus and safe than those currently available, for the understanding and treatment of different pathologies of the nervous system, with emphasis in brain disorders, such as including Alzheimers disease, epilepsy or Parkinsons disease.

In particular, this Project will explore emerging approaches for treating neural disorders in which regenerative medicine techniques (interneuron transplants expressing regenerative promoters) are combined with optogenetics stimulation. In this application, small implantable neural interface devices in millimeter-scale are needed to deliver light stimuli and interact with the transplant for attenuating disease pathologies. Compared to electrical stimulation, the optogenetic approach allows selectively exciting individual cells with very high spatial and temporal accuracy, leaving the rest of the cells intact and, thus, reducing side effects.

In another aspect, the Project will advance towards the practical implementation of a reliable and efficient closed-loop mechanism which, based on the electrical activity recorded from the genetically encoded cells, is able to provide an efficient and non-harmful actuation by optical means. This real-time feedback procedure will support the adaptability of the system to the plasticity of the neural tissue and, thereby, it will open up doors for the implementation of robust, long lifetime neural prosthesis whose operation self-adjusts to the patient's progress. In order to improve the selectivity and detection accuracy of the closed-loop system, Artificial Intelligence (AI) paradigms will be explored seeking an optimum equilibrium between efficiency and hardware cost.
Also, to favor miniaturization, the Project will investigate the integration of fully wireless solutions in the implant both for data and power transfer. Through analysis, simulation, and measurements on prototypes, different coil structures will be explored for powering mm-sized neural interfaces, paying attention to keep the Specific Absorption Rate (SAR) of electromagnetic (EM) field in the tissue under safe limits.

VOLUM

Prognostic value of real-time body volumes monitoring by continuous bioimpedance measurement in patients with acute heart failure (HEART-FAIL VOLUM)

PI: Alberto Yúfera García
Projects Details
Type: Research project
Funding Body: Ministerio de Ciencia e Innovación
Reference: DTS19/00134

Start date: Jan 2020
End date: Dec 2021
Funding: 46.200,00 €

Heart failure (HF) is the currently leading cause of hospitalization in people over 65 years in Europe. The standard evaluation of this disease does not reliably predict HF outcome. Volume overload due to neuro-hormonal activation is the primary factor leading to HF hospitalisation, and volume measurements by bioimpedance (BI) have preliminary shown to be useful for diagnosis and prognosis. However, the measures are performed punctually, or in a short period, but the dynamics of fluid overload in patients with acute HF during hospitalisation and after discharge have not been previously described. The aim of this study is evaluate the prognostic value of monitoring changes in body volumes by continuous BI measurement with a novel wearable device to predict early clinical outcome in patients with acute HF.

VIGILANT

The Variability Challenge in Nano-CMOS: From Device Modeling to IC Design for Mitigation and Exploitation

PI: Francisco V. Fernández Fernández
Rafael Castro López
Projects Details
Type: Research project
Funding Body: Ministerio de Ciencia e Innovación

Reference: PID2019-103869RB-C31
Start date: 01/06/2020
End date: 31/05/2023
Funding: 117.491,00 €

Electronic devices flood many aspects of our lives. The wondrous evolution of nano-CMOS technologies with the emergence of new materials and devices is behind it. The demand for integrated circuits (ICs) is not without challenges though: our modern digital economy and society requires them to be more functional, more reliable, safer and more secure, and fields like IoT, Cybersecurity and High-performance computing are now priorities in many research agendas.

However, one critical obstacle in this evolution is variability, culprit for the device parametric fluctuations deriving in a reliability loss of the IC. Rising right after fabrication (TZV, Time-Zero Variability) or during the IC lifetime (TDV, Time-Dependent Variability), it ends up critically compromising its functionality or even cutting short its lifetime. If variability is undealt with, ICs will no longer be able to fulfil the capabilities of safety, security, and reliability.

VIGILANT faces up this challenge from two perspectives. It will first develop solutions and new design paradigms to lessen or tolerate variability; the goal is clear: mitigate its negative impact. Second, realizing variability has also a beneficial side, TZV and TDV will be exploited for hardware-based security. While this duality mitigation/exploitation is one key goal, there is another cross-cutting goal: the evaluation of several technologies and their potential for the duality, from the established bulk CMOS, through the versatile FDSOI, to beyond-CMOS alternatives like memristors. To undertake the goals, VIGILANT needs the complementary expertise of teams (IMSE, UAB and UPC) with a successful track record in the collaborative investigation of variability.

NANO-MIND

Neuromorphic Perception and NANO-Memristive CognItioN for High-SpeeD Robotic Actuation

PI: Teresa Serrano Gotarredonao
Projects Details
Type: Research project
Funding Body: Ministerio de Ciencia e Innovación

Reference: PID 2019-105556GB
Start date: 01/06/2020
End date: 31/05/2024
Funding: 208.770,00 €

In the last years, due to the availability of large amounts of annotated data and the increase of the computation capability of highperformance computing platforms, we have witnessed a resurgence of artificial intelligence (AI) and neuro-inspired computation. AI systems outperforming human beings in image classification tasks have been demonstrated. However, those systems still lag well behind human beings if we compare them in terms of speed and energy efficiency. The intensive computation requirements of AI recognition systems cause that the developed AI systems for our portable devices perform computations on the cloud. It has been foreseen that by the year 2025, one-fifth of the world's electricity will be consumed by the internet.

The development of efficient information coding schemes and low power AI hardware platforms is a must if we want to witness the spreadof AI systems while keeping an affordable energy budget. Current state-of-the-art AI systems are based on an information coding and processing paradigm which is quite different from the way biological brains code and process the information. If we consider vision as an example, state-of-the-art AI computational vision systems code and process the information as sequences of static frames. However, biological neurons produce and communicate sequences of spikes. In this context, the so-called third generation of neural networks or spiking neural networks has emerged to emulate the efficiency in information coding and computation of human brains.

However, spiking neural networks computational systems lack the maturity of frame-based conventional computing systems in terms of theoretical development, learning and controlling algorithms and availability of event-based sensors, event-based hardware computing platforms, and event-based robotic actuators.

The NANO-MIND project aims to advance in the theoretical and hardware development of neuromorphic spiking neural systems from the sensors level, to the processing level up to the control and actuation level.

HEART-FAIL VOLUM

Valor pronóstico en tiempo real para la monitorización del volumen mediante medidas de bioimpedancias en pacientes con insuficiencia

PI: Alberto Yúfera García
Projects Details
Type: Research project
Funding Body: Ministerio de Ciencia e Innovación

Reference: DTS19/00134
Start date: 01/01/2020
End date: 21/12/2021
Funding: 46.200,00 €

La insuficiencia cardíaca (IC) es la principal causa de hospitalización en personas mayores de 65 años en Europa. La evaluación clínica estándar no permite predecir de forma fiable la evolución de esta enfermedad. La sobrecarga de volumen debido a la activación neuro-hormonal es el principal factor implicado en las hospitalizaciones por IC, y las mediciones de los volúmenes corporales por bioimpedancia (BI) han demostrado de manera preliminar que son útiles en el diagnóstico y pronóstico. Sin embargo, las medidas se realizan puntualmente, o en un período corto, pero la dinámica de la sobrecarga de líquidos en pacientes con IC aguda durante la hospitalización y tras el alta no se han descrito previamente. El objetivo de este estudio es evaluar el valor pronóstico de la monitorización de los volúmenes corporales en tiempo real mediante la medición continua de BI con un nuevo dispositivo portátil para predecir precozmente la evolución clínica en pacientes con IC aguda.

MEDACAL-SPHERE

MEDA Wind Sensor Calibration and Spherical

PI: Servando Espejo Meana
Projects Details
Type: Research project
Funding Body: Ministerio de Ciencia e Innovación

Reference: RTI2018-098728-B-C32
Start date: 01/01/2019
End date: 31/12/2021
Funding: 176.055,00 €

Sub-project MEDACAL-SPHERE has two specific objectives within the coordinated project. Both objectives are connected among them. The first one is to contribute and support the measurements, calibration, and the interpretation of the data obtained from the MEDA wind sensor, which uses a mixed-signal ASIC designed using radiation hardening by design techniques and which performs the conditioning, acquisition and conversion of the sensor signals. This ASIC was developed by the research team in the framework of previous research projects (the MEDA wind-sensor ASIC). The second objective is the design, fabrication and validation of a new mixed-signal ASIC for a new generation of the wind sensor, the so called spherical wind sensor, developed like the previous one by the Polytechnic University of Catalonia. This new version of wind sensor, more accurate than the previous one, will be used as a reference element for the fine calibration of the MEDA wind sensor, which will be sent to Mars, therefore connecting with the first objective. As a result, this new ASIC,which constitutes the second objective, will have the double function of completing the development of the new generation of spherical wind sensors, and serve as a reference for the detailed calibration of the sensors sent to Mars in the framework of NASAs Mars2020.

iSTENT

Real Time Monitoring of Hemodinamic Variables using Smart Stents (iSTENT) based on Capacitive and Bioimpedance Sensors

PI: Alberto Yúfera García
Projects Details
Type: Research project
Funding Body: Ministerio de Ciencia e Innovación

Reference: RTI2018-093512-B-C21
Start date: 01/01/2019
End date: 31/12/2021
Funding: 99.704,00 €

The coordinated proposal Real Time Monitoring of Hemodinamic Variables Using Smart Stents (iSTENT) Based on Capacitive and Bioimpedance Sensors aims to progress towards the design and manufacture of microsystems for the real-time monitoring of Intra Stent Restenosis (ISR) and Heart Failure (HF) by means of measuring relevant parameters for the diagnosis of cardiovascular diseases. In short, collaborating to improve the life quality of patients, thanks to the advancement in eHealth, increasing the effectiveness of biomedical monitoring systems.

The SubProject 1 (SP1) Integrated Microsystem based on bioimpedance measurements for the monitoring of arterial restenosis, focuses its work hypothesis on the implementation of electrical bioimpedance measurements to obtain the required useful information of the stent that allows to evaluate the degree of the coronary artery obstruction where it is implanted, as well as the hemodynamic variables involved in its state. The SubProject 2 (SP2) Integrated heterogeneous system for the monitoring of heart failure based on capacitive pressure sensors, proposes to use capacitive MEMS pressure sensors for the monitoring of blood pressure and HF by means of the left ventricle preload. Thus, SP1 pursues the realization of an iStent with the ability to monitor its internal obstruction (ISR) once implanted, avoiding the invasive and high risk procedure for the patient that involves performing a catheterization. Similarly, SP2 proposes the design, characterization and manufacture of an iStent for the monitoring of the HF, based on an heterogeneous integrated circuit for the pressure measurement in the distal pulmonary artery without having to use invasive diagnostic techniques. Besides, both proposals target the adquisition of additional measurements of other hemodynamic variables.

ASICs-AVATART

High-Speed and High-Voltage ASICs for Extreme Radiation and Temperature Enviroments

PI: Diego Vázquez García de la Vega
Projects Details
Type: Research project
Funding Body: Ministerio de Ciencia e Innovación

Reference: RTI2018-099825-B-C32
Start date: 01/01/2019
End date: 31/12/2021
Funding: 146.652,00 €

This project (ASICs-AVATART) supposes a necessary and important technological activity of development of mixed signal ASICs for space applications. This activity was started in 2008 within the framework of the MetNet mission and resulted in the creation of a group at the Microelectronics Institute of Seville/University of Seville, which has since them specialized in this type of designs. Thanks to this effort, it has been possible to respond, for example, to the need arising within the framework of the aforementioned MEDA station (to condition the signal of its wind sensors) and the possibility of making recurrent systems more and more compact (less weight, volume, consumption, etc.) as the ASIC-SIS20 for solar irradiance sensors (InMars). It should be noted that IMSE/US has its own RHBD library in AMS 0.35µm technology, with designs that have been shown to operate at temperatures of -126°C, and that also has experience in designs for space with other technologies and libraries (IMEC-DARE in UMC 180 nm, SOI-XFAB).

It should be noted that the development of mixed-signal ASICs for space use is identified in H2020 as a strategic line for Europe and nondependence.

This project aims to advance in the line of Integrated Circuits for radiation environments and with the particularity of very low temperatures. Specifically, the project focuses on High Voltage and High Speed cases. Although there are works in this regard, the particularity of the present project is that it is intended that the circuits work at very low temperatures without having to be heated to accommodate the operating situation to the typical industrial temperature ranges for which they are usually characterized. On the other hand, the high speed and / or high voltage features usually require different technologies, which is why this project seeks to integrate them into the same package by exploring the multi-die techniques. Of course, these techniques must also be adapted to operate at very low temperatures without the need for heating. In the end, this project aims to provide increasingly compact solutions that are equipped with added values such as reliability and re-usability.

StatSeT

Statistical approach to defect simulation in complex Analog and Mixed-Signal circuits: application to radiation-induced Single-Event Transients

PI: Gildas Léger
Projects Details
Type: Research project
Funding Body: Ministerio de Ciencia e Innovación

Reference: RTI2018-098513-B-I00
Start date: 01/01/2019
End date: 31/12/2021
Funding: 75.141,00 €

In salety-critical applications, detecting fabrication delects is of utmost importance, even if they do not impact significantly the performance. Defect-oriented test approaches are thus necessary, but their validation is cumbersome. Indeed, defect simulation is unavoidable but computationally demanding. For complex Analog and Mixed-Signal (AMS) circuits and systems, the number of defect candidates may be very large. If the evaluation of each defect candidate requires a complex transient simulation, exhaustive simulation is simply intractable. Sound statistical approaches to estimate defect coverage have been proposed, but one of the main shortcomings of these approaches is that of experimental validation. On one hand, it is almost impossible to get access to delect statistics of commercíal parts since this data is a very sensitive in terms of company image. On the other hand, it is al so impossible to manulacture (and test) a sulficient amount of circuits to get reliable statístics in an academic environmenl. Europractice integration services usually give access to around 50 parts, very far of the production level necessary to estimate a defectivity rate in the arder of tens 01 ppm.

In order to tackle this validation issue, this project propases to adapt the framework of statistical assessment of defect coverage to the study of radiation-induced Single-Event Transient (SET) sensitivity in complex Analog and Mixed-Signal circuits.

ENVISAGE

Enabling Vision Technologies for Integrated Intelligent Transportation

PI: Ricardo Carmona Galán
Projects Details
Type: Research project
Funding Body: Ministerio de Ciencia e Innovación

Reference: RTI2018-097088-B-C31
Start date: 01/01/2019
End date: 31/12/2021
Funding: 144.958,00 €

The objective of this project is the development of embedded vision systems for intelligent transport. The aim is to capture the specificities of this field of application and incorporate them into a holistic design flow. In this way, we will develop embedded vision systems adapted for autonomous platforms and vehicles and to be incorporated to the traffic control and monitoring infrastructure. The main challenge will be the implementation of an important amount of computing power under a restricted power budget. The conventional approach, in which the different components are developed separately from specifications derived from a high-level description, can be inefficient, leading to sub-optimal performance. Our approach consists of multi-parametric and multi-level optimization.

We will develop a system description tool that will allow us to navigate the hierarchy of the vision system and propagate specifications and restrictions from the device- to the application-level and vice versa.

HARDBLOCK

Hardware-based Security for Blockchain Technologies

PI: Iluminada Baturone Castillo
Projects Details
Type: Research project
Funding Body: Ministerio de Ciencia e Innovación

Reference: RTC-20176595-7
Start date: 2018
End date: 30/06/2021
Funding: 175.170,00 €

Objectives of the project:
· The main objective of HardBlock project is to develop a blockchain technology able to reduce the scalability problems of public blockchains.

· The new concepts of Proofs of Physical Existence and Proofs of Physical Presence will be exploited to reduce the highly maintenance costs of Proofs of Work.

· New hardware elements will be designed and implemented to support the Proofs of Physical Existence, providing the unique identification of things and avoiding tampering and counterfeiting.

· New hardware elements will be designed and implemented to support the Proofs of Physical Presence using biometrics. The objective is the user authentication with the highest authentication level (AAL3 according to NIST SP 800-63): using a compact and tamper-resistant device, under the control of the user, and with template protection.

· HardBlock will provide secure key exchange without using trusted third parties and avoiding man-in-the-middle attacks, and will exploit the use of post-quantum algorithms mainly based on lattice cryptography.

· The project will explore new application fields such as the combination of Internet of Things (IoT) with blockchain technologies.

HW-IDENTIoTY

Design of hardware solutions to manage people and things identities with trust, security, and privacy in IoT ecosystem

PI: Iluminada Baturone Castillo
Piedad Brox Jiménez
Projects Details
Type: Research project
Funding Body: Ministerio de Ciencia e Innovación

Reference: TEC2017-83557-R
Start date: 2018
End date: 30/09/2021
Funding: 139.150,00 €

In the Internet of Things (IoT) ecosystem, people will be surrounded by a growing number of smart devices with sensors and actuators, which capture information about our environments and act upon them autonomously (our cities, homes, cars or bycicles and even our body). As a matter of fact, people already interact more with or through these devices instead of interacting directly. The IoT infraestructure is aimed at improving our quality of life, but if it is not trust, secure and does not guarantee our privacy, the consequences can be catastrophic.

A first challenging aspect is to ensure that individuals and devices are trusted and authentic and, hence, that their identities are resistant to impersonation and counterfeiting. Since the physical nature of an IoT device lies in the hardware it is made of, HW-IDENTIoTY project will design hardware solutions based on physical unclonable functions (PUFs) to generate inherent identities of devices. Since the unique features of a person can be captured by a biometric recognition system, HW-IDENTIoTY project will design hardware solutions to implement lightweight biometric recognition techniques that could be implemented in a wearable, so that the digital identity of the person is generated locally by a trusted device under the supervision of the identity owner.

A second critical issue is to guarantee privacy. For this purpose, the digital identities will be transformed in such a way that the resulting data cannot be attributed to a specific individual or device without the use of additional information. HW-IDENTIoTY project will design hardware solutions to implement Helper Data algorithms in the case of devices and template protection techniques in the case of individuals.

The third aspect addressed will be the design of hardware solutions robust against attacks to implement cryptographic primitives paradigm. They will be related to symmetric and lightweight cryptography in the case of wearables (with constrained resources and low-power consumption requirements) and to elliptic curve cryptography in the case of embedded systems. The availability of counterfeit-resistant identities will be exploited to address problems associated with digital chains of custody and traceability in IoT.

PULPOSS

Processing for Ultra Low POwer using Steep Slope devices: circuits and arquitectures

PI: María J. Avedillo de Juan
José M. Quintana Toledo
Projects Details
Type: Research project
Funding Body: Ministerio de Ciencia e Innovación

Reference: TEC2017-87052-P
Start date: 2018
End date: 30/06/2021
Funding: 85.910,00 €

Different applications with a great social and economic impact (loT, wearables, implantable devices, WSNs) demand circuits with very low power consumption and efficient in terms of energy. In this context, the field-effect transistor has severe limitations associated with its SS, that cannot be reduced below 60mVldec, which prevents it from reducing its polarization voltage, without significantly degrading its performance in terms of speed or excessively increasing its leakage curren!. Currently important efforts are devoted to the development of “steep slope” devices that do not exhibit this limitation. This project addresses the design of circuits and architectures implemented with these transistors in order to contribute to the development of such applications. The work developed in NACLUDE (TEC2013-40670-P) with tunneling transistors (TFETs) is extended to other steep slope devices, including negative capacitan ce transistors (NCFET, FeFET), transistors incorporating materials that exhibi! phase !ransitions (HyperFET, PC-FET) or “super steep slope” devices tha! combine these physical phenomena with TFETs (PC-TFET, NC-TFET) to improve their performance.

Although there is consensus in the scientific community about !he potential of these devices to implement circuits more efficient in terms of power consumption and energy than MaS and FinFET transistors, the simple replacement of conventional transistors by steep slope devices does not allow to obtain the maximum benefit of its use. It is necessary to adapt the topologies andlor architectures to the distinctive characteristics of ea eh device. The general objective of this project is the development of logical architectures and circuits with steep slope devices to optimize their performance in terms of power, energy or power-speed trade-offs in different application scenarios. The specific objectives that we formulate are: 1) To develop, analyze, validate and evaluate appropriate topologies for basic logical blocks; 2) to Develop, analyze, validate and evaluate appropriate logic architectures; 3) To apply design techniques for low power; 4) To explore alternative computing paradigms to CMOS logic; 5) To maintain a library of models of steep-slope devices updated with the advances and proposals that are taking place.

TOGETHER

Towards Trusted Low-Power Things: Devices, Circuits and Architectures

PI: Francisco V. Fernández Fernández
Rafael Castro López
Projects Details
Type: Research project
Funding Body: Ministerio de Economía, Industria y Competitividad

Reference: TEC2016-75151-C3-3-R
Start date: 30/12/2016
End date: 29/06/2021
Funding: 240.911,00 €

To bridge the gap between the physical and digital worlds, any type of product would need to integrate networked electronic components and systems, built on micro/nanotechnologies, in what has been called “Internet of Things” (IoT). To fulfill the IoT vision, many technology enablers are required, with trusted (i.e., reliable and secure) as well as low-power ICs and components, among others, playing a pivotal role. All these enablers must be properly handled with a multidomain approach -covering device, circuit and architectural levels- in a context where technology scaling has slowed down. Thus, at technology level, innovations in materials and device structures will be required and, next to this, low-power robust circuits and alternative architectures will have to be implemented. Consequently, the experience of researchers with complementary expertise must be properly combined under a collaborative framework. Following these guidelines, device reliability engineers (UAB) and analog and digital circuit designers (IMSE and UPC) will work together in this project on the design of low-power, variability-resilient nanoelectronic circuits and systems, by using a multilevel approach and taking into account IoT challenges.

To achieve this general objective, several lines of work will be followed. Since circuit and system design for IoT relies upon a deep knowledge of phenomena at device level, a detailed statistical and multiscale characterization of the variability in advanced CMOS devices will be done in all regimes of operation, for the development of variability-aware compact models. Emerging devices (i.e., memristors and graphene-based devices) will be also considered to evaluate their suitability as building components in alternative circuits and architectures. At circuit and system levels, low-power and variability-resilient design strategies and methodologies will be developed. Variability will be tackled from two perspectives: palliation and exploitation. From a palliative perspective, adequate design methodologies will be created, able to consider and reduce variability across many hierarchical levels in a complex AMS/RF system. Also, the use of Body Bias modulation for variability mitigation in RF and digital circuits in FDSOI technologies will be analyzed. From the exploitation perspective, unreliability aspects in CMOS and memristive devices will be explored for the implementation of cryptographic primitives. Energy-efficient hierarchical design methodologies will be implemented to reduce power consumption in AMS/RF circuits and ultra-low voltage AMS/RF and digital circuits will be designed. Non-conventional strategies for computing systems and non-von Neumann computing architectures will be studied too. Finally, the adoption of emerging technologies for alternative computing architectures (combining memristors and FETs) as well as neuromorphic architectures will be addressed. The innovations in devices, design techniques, extremely low-power and reliable circuits and architectures will enable competitive advantages in numerous IoT applications and markets, supporting the relevance of the proposed research from the societal, industrial and economical points of view. This fact, together with the experience of the proposing partners, foresees publications and technology transfer of the results.

COGNET

Event-based cognitive vision system. Extension to audio with sensory fusion

PI: Teresa Serrano Gotarredona
Projects Details
Type: Research project
Funding Body: Ministerio de Economía y Competitividad

Reference: TEC2015-63884-C2-1-P
Start date: 01/01/2016
End date: 31/12/2020
Funding: 197.956,00 €

The global goal of the COGNET project is to advance in the theoretical and technological development of event-based sensing and processing systems and demonstrate its potential to solve practical problems in a more efficient way than conventional technologies do. In particular, in the COGNET project we will address event-based vision and audition sensing, event-based vision and audition recognition systems and their off-line and on-line training, and the fusion of visual and auditive information to perform multisensory recognition tasks in real time. In COGNET, we are trying to demonstrate the superior performance of the event-based technology in two practical problems. The first one is binocular-based high-speed vehicle obstacle detection with few milliseconds response time, and the second one is visually guided speech recognition in a noisy environment.

REGIONAL GOVERNMENT

CEI

Image and vision sensors with vertical integration for artificial intelligence applications

PI: Ángel Rodríguez Vázquez
Juan A. Leñero Bardallo
Projects Details
Type: Research project
Funding Body: Junta de Andalucía

Reference: CEI-7-TIC-179
Start date: 27/12/2019
End date: 27/12/2021
Funding: 50.296,40 €

The project embraces R&D&I of image and vision sensors implemented with vertical integration technologies to address the challenges imposed by the AI systems in several application scenarios that require miniaturized sensors with very low power consumption. We focus on the automotive, IoT, and robotics as possible target application scenarios.

Particularly, three sensors architectures are considered: a) One based on SPADs to gauge the time-of-flight. b) A high dynamic range sensor with event-driven operation and with the same output data format as classic APS sensors. c) A sensor with very low noise and high operation speed.

SYMAS

Measurement and electrostimulation system for cell differentiation and motility applications

PI: Alberto Yúfera García
Projects Details
Type: Research project
Funding Body: Junta de Andalucía

Reference: P18-FR-2308
Start date: 01/01/2020
End date: 31/12/2023
Funding: 79.800,00 €

It is proposed to carry out embedded Electronic Systems (ES) for the supervision and characterization of cells and cell cultures, which allow to act on them by means of programmable electrostimulation signals. The objective is to study, know and improve the techniques of cell differentiation towards different types of lineages and tissues of interest in regenerative medicine. The design and manufacture of systems with reduced weight and size, energy autonomous and wireless are pursued, which reduce the workload, automate experiments and monitor in real time the evolution of a cell culture based on the electrical BioImpedance (BI) as a marker. . It is proposed to monitor the evolution of cell lines: neuroblastomas, myoblastomas and osteoblasts, useful in neuronal therapies and engineering of muscle and bone tissues, towards the conformation of the corresponding cell or tissue type, optimizing the differentiation processes through the adequate design of signals of electrical stimulation. From the results obtained in a first measurement setup, two more setups are proposed: one oriented to the clinical development of tissue engineering; and another dedicated to the study and characterization at the cellular level of electrostimulation processes, through the manufacture of microelectrode arrays (MicroElectrode Array, MEA). Taking advantage of this last setup, cell motility experiments are proposed to determine the position and velocity of tumor cells (MCF7) in cultures, and their use in cancer studies. In summary, ES will be developed for monitoring and electrostimulation measuring electrical BIs, in parallel to a cell and tissue biometry procedure for the real-time identification of the biological material differentiated or not, and its dynamic characteristics: position, trajectory and speed. The results will be validated using biomedical experimentation standards in the proposed cell lines.

TRANSFERENCIA CONOCIMIENTO

Microelectronic knowledge and technology transfer about multi-modal crypto-biometrics

PI: Iluminada Baturone Castillo
M. Rosario Arjona López
Projects Details
Type: Transfer activities
Funding Body: Junta de Andalucía

Reference: 5926
Start date: 01/02/2020
End date: 31/1/2021
Funding: 38.015,00 €

This project aims to increase the knowledge and microelectronic technology transfer about multi-modal crypto-biometrics among the applicant research group, which belongs to the PAIDI TIC-180 research group “Design of Digital and Mixed Integrated Circuits” and carries out its research in the Microelectronic Institute of Seville (IMSE-CNM, joint center of the University of Seville and CSIC), and the Andalusian productive sector, with a clear international projection. For this, the activities of the project will include: (a) conducting a market study and technological surveillance, (b) studying the product orientations that can have the most demand in the market, (c) selecting the crypto-biometric modalities to meet the specifications of the market, (d) developing prototypes and proofs of concept, and (e) promote the technology.

OFICINA PROYECTO

Implantación de un servicio de vigilancia tecnológica para la promoción y comercialización de las tecnologías desarrolladas en el Instituto de Microelectrónica de Sevilla

PI: Santiago Sánchez Solano
Projects Details
Type: Transfer activities
Funding Body: Junta de Andalucía

Reference: 5877
Start date: 01/02/2020
End date: 30/4/2021
Funding: 54.466,67 €

The objective of the “Project Office” project financed by the Junta de Andalucía has been to increase the transfer to industry and society of the results of the research carried out at IMSE-CNM. To this end, the Projects and Transfer Unit has been created with specific tasks of advising, prospecting, disseminating, supporting and promoting R+D+i activities.

The implementation of this initiative had two main motivations. On the one hand, the aim was to increase the return on investments and guarantee the transfer of results generated in the Institute, increase its visibility in the industrial sector, promote the use of its infrastructures by external research groups and intensify participation in research programs. regional, national and European. Likewise, it was also intended to fulfill the function as Agent of the Andalusian System Knowledge specialized in the area of microelectronics, making the services and technologies necessary for the development of innovative products available to Andalusian companies.

NEURO-RADIO

Cognitive radio embedded with neural learning

PI: Luis A. Camuñas Mesa
Projects Details
Type: Research project
Funding Body: Junta de Andalucía

Reference: US-1260118
Start date: 01/02/2020
End date: 31/1/2022
Funding: 30.000,00 €

CRYPTOHARDWEAR

Hardware solutions to face the new cryptographic challenges of wearable devices

PI: Iluminada Baturone Castillo
Projects Details
Type: Research project
Funding Body: Junta de Andalucía

Reference: US-1265146
Start date: 01/02/2020
End date: 31/1/2022
Funding: 89.950,00 €

SPADARCH

Flexible SPAD-Based CMOS Chip Architectures for Time Correlated Single Photon Counting

PI: Juan A. Leñero Bardallo
Projects Details
Type: Transfer activities
Funding Body: Junta de Andalucía

Reference: US-1264940
Start date: 01/02/2020
End date: 31/1/2022
Funding: 90.000,00 €

Based on previous academic and industrial activities of the TIC-179 group in CMOS Image Sensors (CIS) with conventional photo-diodes, the team has devised knowledge over the last few years regarding architectures, circuits, methods, chips and system demonstrators for image sensors based on Single Photon Avalanche Diodes (SPAD). This knowledge has resulted in prime line publications and patent proposals that have prompted interest for technology transfer.

This project addresses challenges identified following detailed measurements of these previous sensors and cameras and which extend over different levels, namely:
• Electron Device Level. The target here is to im-

prove the response of SPAD photosensors by using SILVACO´s Atlas TCAD (Technology Computer-Aided Design) tools for device engineering.
• Pixel Level. Targets here are related to the use of active circuitry to control avalanche currents.
• Sensor Architectural Level. Challenges here are mostly linked to the subsystems employed to measure and encode pieces of information of the scenes, namely TDCs for measuring arrival times and counters for counting photons.
• Post-Processing Level. Challenges here are related to the fact that SPAD measurements are of statistical nature. Either averages or histograms must be employed to extract relevant data. These statistical measurements require memory resources; for instance, some 1,000 inter-frames may be needed to obtain a single relevant frame.
• Application Level. This project targets enabling technologies that are transversal to many applications. Still, application requirements will be used as "beacons" for the R&D activities. Particularly, requirements set by solid-state LIDAR (LIght Detection And Ranging).

EUROPEAN UNION

APPROVIS3D

Analog PROcessing of bioinspired VIsion Sensors for 3D reconstruction

PI: Teresa Serrano Gotarredona
Projects Details
Type: Research project
Funding Body: European Union
Reference: CHIST-ERA 2018-ACAI,

Ref: PCI2019-111826-2
Start date: 01/04/2020
End date: 31/3/2023
Funding: 149.772,00 €

APROVIS3D project targets analog computing for artificial intelligence in the form of Spiking Neural Networks (SNNs) on a mixed analog and digital architecture. The project includes including field programmable analog array (FPAA) and SpiNNaker applied to a stereopsis system dedicated to coastal surveillance using an aerial robot. Computer vision systems widely rely on artificial intelligence and especially neural network based machine learning, which recently gained huge visibility. The training stage for deep convolutional neural networks is both time and energy consuming. In contrast, the human brain has the ability to perform visual tasks with unrivalled computational and energy efficiency. It is believed that one major factor of this efficiency is the fact that information is vastly represented by short pulses (spikes) at analog -not discrete-times. However, computer vision algorithms using such representation still lack in practice, and its high potential is largely underexploited. Inspired from biology, the project addresses the scientific question of developing a lowpower, end-to-end analog sensing and processing architecture of 3D visual scenes, running on analog devices, without a central clock and aims to validate them in real-life situations. More specifically, the project will develop new paradigms for biologically inspired vision, from sensing to processing, in order to help machines such as Unmanned Autonomous Vehicles (UAV), autonomous vehicles, or robots gain high-level understanding from visual scenes. The ambitious long-term vision of the project is to develop the next generation AI paradigm that will eventually compete with deep learning. We believe that neuromorphic computing, mainly studied in EU countries, will be a key technology in the next decade. It is therefore both a scientific and strategic challenge for the EU to foster this technological breakthrough. The consortium from four EU countries offers a unique combination of expertise that the project requires. SNNs specialists from various fields, such as visual sensors (IMSE, Spain), neural network architecture and computer vision (Uni. of Lille, France) and computational neuroscience (INT, France) will team up with robotics and automatic control specialists (NTUA, Greece), and low power integrated systems designers (ETHZ, Switzerland) to help geoinformatics researchers (UNIWA, Greece) build a demonstrator UAV for coastal surveillance (TRL5). Adding up to the shared interest regarding analog based computing and computer vision, all team members have a lot to offer given their different and complementary points of view and expertise. Key challenges of this project will be end-to-end analog system design (from sensing to AIbased control of the UAV and 3D coastal volumetric reconstruction), energy efficiency, and practical usability in real conditions. We aim to show that such a bioinspired analog design will bring large benefits in terms of power efficiency, adaptability and efficiency needed to make coastal surveillance with UAVs practical and more efficient than digital approaches.

SPINAGE

Weighted Spintronic-Nano-Oscillator-based Neuromorphic Computing System Assisted by laser for Cognitive Computing

PI: Teresa Serrano Gotarredona
Projects Details
Type: Research project
Funding Body: European Union
Reference: H2020-FETOPEN-2020-01-899559
Start date: 01/09/2020
End date: 31/08/2024
Funding: 437.577,00 €

The brain is a highly complex, high performance and low energy computing system due to its massive parallelism and intertwined network, which outperforms the current computers by orders of magnitudes, especially for cognitive computing applications. A large effort has been made into understanding the computing and mimicking the brain into an artificial implementation, so-called neuromorphic computing that has received much attention thanks to the advances in novel nanoscale technologies. The current implementation of the neuromorphic computing systems (NCS) using Complementary Metal-Oxide-Semiconductor (CMOS) technologies has 5-6 orders of magnitude lower performance (operation/sec/Watt/cm3) compared to the brain. Spintronic devices, using the spin of the electron instead of its charge, have been considered one of the most promising approaches for implementing not only memories but also NCSs leading to a high density, high speed, and energy-efficiency. The main goal of SpinAge is to realize a novel NCS enabling large-scale development of braininspired devices outclassing the performance of current computing machines. This will be achieved by the novel structures using spintronics and memristors, on-chip laser technology, nano electronics and finally advanced integration of all these technologies. We expect this unprecedented combination of emerging technologies will lead to at least 4-5 orders of magnitude better performance than the state-of-the-art CMOS-based NCSs. The approach taken in SpinAge is to implement synaptic neurons using novel nanoscale weighted spin-based nano-oscillators, assisted by a low-energy laser pulse irradiation from an integrated plasmonic laser chip, integrated all with the CMOS interfacing electronics for a proof-of-concept of a 16x16 NCS for cognitive computing applications. Our breakthrough platform technology will demonstrate EU leadership of advanced neuromorphic computing.

MEM-SCALES

Memory technologies with multi-scale time constants for neuromorphic architectures

PI: Bernabé Linares Barranco
Projects Details
Type: Research project
Funding Body: European Union
Reference: H2020-ICT-2019-2-871371
Start date: 01/01/2020
End date: 31/12/2022
Funding: 569.926,00 €

The project MeM-Scales aims at lifting neuromorphic computing in analog spiking microprocessors to an entirely new level of performance. Work in this project is based on a dedicated commitment that novel hardware and novel computational concepts must be co-evolved in a close interaction between nano-electronic device engineering, circuit and microprocessor design, fabrication technology and computing science (machine learning and nonlinear modeling). A key to reflecting 'hardware physics ' in 'computational function ' and vice versa is the fundamental role played by multiple timescales. Here MeM-Scales introduces a number of innovations. On the side of physical substrates, novel memory and device technologies, supporting on-chip learning over multiple timescales for both synapses and neurons, will be fabricated. To enable timescales spanning up to 9 (!) orders of magnitude both volatile memory and non-volatile memory as well as Thin Film Transistor technology will be exploited. On the side of computational theory, autonomous learning algorithms and architectures supporting computation over these wide range of timescales will be developed. These computational methods are specifically tailored to cope with the low numerical precision, parameter drift, stochasticity, and device mismatch which are inherent in analog nano-scale devices. These cross-disciplinary efforts will lead to the fabrication of an innovative hardware/ software platform as a basis for future products which combine extreme power efficiency with robust cognitive computing capabilities. This new kind of computing technology will open new perspectives, for instance, for high-dimensional distributed environmental monitoring, implantable medical diagnostic microchips, wearable electronics or human-computer interfacing.

NEURONN

Two-Dimensional Oscillatory Neural Networks for Energy Efficent Neuromorphic computing

PI: Bernabé Linares Barranco
Projects Details
Type: Research project
Funding Body: European Union

Reference: H2020-ICT-2019-2-871501
Start date: 01/01/2020
End date: 31/12/2022
Funding: 589.440,00 €

Neuro-inspired computing architectures are one of the leading candidates to solve complex and large-scale associative learning problems for AI applications. The two key building blocks for neuromorphic computing are the neuron and the synapse, which form the distributed computing and memory units. In the NeurONN project, we are proposing a novel neuroinspired computing architecture where information is encoded in the 'phase' of coupled oscillating neurons or oscillatory neural networks (ONN). Specifically, VO2 metal-insulator transition (MIT) devices and 2D memristors will be developed as neurons and synapses for hardware implementations. We predict VO2 MIT devices are up to 250X more energy efficient than state of the art digital CMOS based oscillators, where 2D memristors are up to 330X more energy efficient than state of the art TiO2 memristors. Moreover, the predicted energy efficiency gain of ONN architecture vs state of the art spiking neural network (SNN) architecture is up to 40X. Thus, NeurONN will showcase a novel and alternative energy efficient neuromorphic computing paradigm based on energy efficient devices and architectures. Such ONN will demonstrate synchronization and coupling dynamics for establishing collective learning behavior, in addition to desirable characteristics such as scaling, ultra-low power computation, and high computing performance. NeurONN aims to develop the first-ever ONN hardware platform (targeting two demonstrators) and complete with an ONN design methodology toolbox covering aspects from ONN architecture design to algorithms in order to facilitate adoption, testing and experimentation of ONN demonstrator chips by all potential users to unleash the potential of ONN technology.

HERMES

Hybrid Enhanced Regenerative Medicine Systems

PI: Teresa Serrano Gotarredona
Projects Details
Type: Research project
Funding Body: European Union

Reference: H2020-FET-PROACT-2018-01-824164
Start date: 2019
End date: 2023
Funding: 438.511,25 €

Brain disorders are the most invalidating condition, exceeding HIV, cancer and heart ischemia, with significant impact on society and public health. Regenerative medicine is a promising branch of health science that aims at restoring brain function by rebuilding brain tissue. However, repairing the brain is one of the hardest challenges and we are still unable to effectively rebuild brain matter. Epilepsy is particularly challenging due to its dynamic nature caused by the relentless brain damage and aberrant rearrangements of brain rewiring. To overcome the biological uncertainty of canonical regenerative approaches, we propose an innovative solution based on intelligent biohybrids, made by the symbiotic integration of bioengineered brain tissue, neuromorphic microelectronics and artificial intelligence, to effectively drive self-repair of dysfunctional brain circuits and we validate it against animal models of epilepsy. HERMES fosters the emergence of a novel biomedical paradigm, rooted in the use of biohybrid neuronics (neural electronics), which we name enhanced regenerative medicine. To this end, HERMES will promote interdisciplinary cross-fertilization within and outside the consortium; it will extend the concepts of enhanced brain regeneration to philosophy, ethics, policy and society to foster the emergence of a new innovation eco-system. Intelligent biohybrids will represent a major breakthrough to advance brain repair research beyond regenerative medicine and neurotechnology alone; it will bring new knowledge in neurobiology, cognitive neuroscience and philosophy, and new neuromorphic technology and AI algorithms. HERMES will bring a giant conceptual leap that will shift the concept of biomedical interventions from treating to healing. In turn, it will potentially generate major returns on health care and society at large by bringing previously unimaginable possibilities to defeat disorders that represent today a global major burden of disease.

ACHIEVE

Advanced Hardware/Software Components for Integrated/Embedded Vision Systems

PI: Ricardo Carmona Galán
Projects Details
Type: Research project
Funding Body: European Union

Reference: 765866
Start date: 01/10/2017
End date:30/09/2021
Funding: 2.230.856,64 €

ACHIEVE-ETN aims at training a new generation of scientists through a research programme on highly integrated hardware-software components for the implementation of ultra-efficient embedded vision systems as the basis for innovative distributed vision applications. They will develop core skills in multiple disciplines, from image sensor design to distributed vision algorithms, and at the same time they will share the multidisciplinary background that is necessary to understand complex problems in information-intensive vision-enabled apliccations. Concurrently, they will develop a set of transferable skills to promote their ability to cast their research results into new products and services, as well as to boost their career solutions for emerging technology markets in Europe and worldwide but also to drive new businesses through engaging in related entrepreneurial activities. The consortium is composed of 6 academic and 1 insdustrial beneficiaries and 4 industrial partners. The training of the 9 ESRs will be achieved by the proper combination of excellent research, secondments with industry, specific courses on core and transferable skills, and academic-industrial workshops and networking events, all in compliance with the call´s objectives of international, intersectoral and interdisciplinary mobility.

CSIC

I-COOP+ 2019

Advanced Training in Digital System Design Techniques as a Basis for Promoting Innovation and Technological Development in Cuban Society

PI: Santiago Sánchez Solano
Projects Details
Type: Research project
Funding Body: CSIC

Reference: COOPB20420
Start date: 01/01/2020
End date: 31/12/2021
Funding: 23.958,00 €

Continuous advances in microelectronic technologies have led to the development of reconfigurable hardware devices (FPGAs) that provide an increasing variety of resources for the implementation of complex digital systems, including those that incorporate powerful processing systems to facilitate the realization of embedded systems combining hardware and software elements on a single programmable chip (SoPC). The design of this type of system is key for the development of the applications and services that sustain the modern Digital Society, which is why it currently enjoys wide international relevance. Concurrently, in recent years have also appeared new methodologies and design environments based on the use of high-level synthesis tools (HLS) and hardware/software co-design techniques (SDSoC) that allow carrying out the processes of description, simulation and implementation of complex digital systems with a level of abstraction much higher than the previous ones, greatly increasing the productivity of designers and promoting the development of innovation projects.

The main objective of the proposed action is the training of Cuban university professors and researchers in the new of digital systems design techniques based on reconfigurable hardware devices (FPGA and SoC FPGA), as well as the incorporation of their teaching in master's and doctorate programs with electronic profile of Cuban universities in order to promote its use in the development of various R&D&I projects that benefit from its introduction. The strengthening of the scientific-technical capacities of Cuban research groups for the design and development of embedded digital systems on reconfigurable devices will provide, as main advantages, the reduction of their technological dependence and the increase of innovation activities in basic infrastructures and production systems, favoring the economic growth of the country.

i-LINK 2019
Advancing in cybersecurity technologies

PI:Piedad Brox Jiménez
Projects Details
Type: Research project
Funding Body: CSIC

Reference: LINKA20216
Start date: 01/01/2020
End date: 21/12/2021
Funding: 23.738,00 €

In current digitalized socities, cybersecurity is crucial to protect and preserve the growing social and economic benefits of Information Communication Technlology (ICT) systems. The rapid implantation and proliferation of these systems, as well as society´s overwhelming reliance on them, has exposed its fragility and vulnerabilities against attacks. New solutions of cyber-defense require multidisciplinary research groups that analyze hardware, software, networks and data security, not as isolated elements, but taking into account that they interrelate with each other and, therefore, trusted chains must be provided for the entire system.

The main objective of this proposal is to develop, deploy and integrate novel cybersecurity technologies that ensure the integrity, resilience and reliability of ICT systems. To achieve this goal, the consortium integrates three complementary research teams specialized in network and software security (University of Tampere, Finland), system security (University of Michigan, USA), and cryptography and hardware security (CSIC). This project encourages the collaboration by means of the participation in seminars that promote the exchange of ideas, medium-term stays of researchers to validate the proposed techniques, and the definition of a strategic plan to hold this collaboration over time submitting project proposals to international competitive calls, as well as analyzing agreements with foreign institutions involved in this project to facilitate collaboration.

PUBLICATIONS

BOOKS



Automated Hierarchical Synthesis of Radio-Frequency Integrated Circuits and Systems. A Systematic and Multilevel Approach
F. Passos, E. Roca, R. Castro-López and F.V. Fernández
204 p, 2020
SPRINGER
ISBN: 978-30-3047-246-7

This book describes a new design methodology that allows optimization-based synthesis of RF systems in a hierarchical multilevel approach, in which the system is designed in a bottom-up fashion, from the device level up to the (sub)system level. At each level of the design hierarchy, the authors discuss methods that increase the design robustness and increase the accuracy and efficiency of the simulations. The methodology described enables circuit sizing and layout in a complete and automated integrated manner, achieving optimized designs in significantly less time than with traditional approaches.
- Describes an efficient and accurate methodology to design automatically RF systems, with guaranteed accuracy from the device to the system level.
- Discusses analytical and machine learning techniques for modelling integrated inductors and uses such models in synthesis approaches.
- Compares synthesis strategies for RF circuits based on bottom-up versus flat approaches.
- Discusses layout-aware bottom-up design methodologies for RF circuits.
- Discusses variability-aware bottom-up design methodologies for RF circuits.
- Describes multilevel bottom-up design methodologies from the device up to the system level.

BOOK CHAPTERS

On the usage of machine-learning techniques for the accurate modeling of integrated inductors for RF applications
F. Passos, E. Roca, R. Castro-Lopez and F.V. Fernandez
Modelling Methodologies in Analogue Integrated Circuit Design, pp 155-178, 2020
IET ISBN: 978-1-7856-1696-9
This chapter describes an inductor modeling strategy based on machine-learning techniques. The model developed is based on Kriging functions and uses a novel modeling technique based on a two-step strategy, which is able to obtain an extremely accurate model with less than 1% error when compared to electromagnetic (EM) simulations. Due to its extreme accuracy and efficiency, the model can be used in inductor synthesis processes using single- or multi-objective optimization algorithms in order to obtain a single design or a Pareto-optimal front. Also, the model can describe the inductor behavior in frequency and therefore can also be used in circuit design using modern electrical simulators. This chapter discusses both applications (inductor synthesis and circuit design), performing several singleand multi-objective inductor optimizations, using different inductor topologies and operating frequencies. Furthermore, the model is also used in order to accurately model inductors during the design of a voltage-controlled oscillator (VCO) and a low-noise amplifier (LNA).

Analog, Mixed-Signal, and RF Circuits Test
G. Léger
Silicon Systems for Wireless LAN, pp 361-385, 2020
WORLD SCIENTIFIC ISBN: 978-981-121-072-3
The following sections are included: Introduction, System-Level Considerations, Performance-Oriented Testing, Defect-Oriented Testing and References.

Integration
G. Leger, A.J. Gines and Z. Stamenkovic
Silicon Systems for Wireless LAN, pp 285-301, 2020
WORLD SCIENTIFIC ISBN: 978-981-121-072-3
The following sections are included: Introduction, Package Technology, Antennas, RF-MIMO Transceiver Example and References.

Full-Custom Implementation of Analog and Mixed-Signal Circuits
G. Léger and A.J. Ginés
Silicon Systems for Wireless LAN, pp 263-283, 2020
WORLD SCIENTIFIC ISBN: 978-981-121-072-3
The following sections are included: Introduction, Technology Selection, AMS-RF Top-Level Implementation and References.

Implementation Methodologies
Z. Stamenkovic and G. Léger
Silicon Systems for Wireless LAN, pp 225-242, 2020
WORLD SCIENTIFIC ISBN: 978-981-121-072-3
The following sections are included: Introduction, Semi-Custom Methodology, Full-Custom Methodology and References.

AMS Circuit Budgets
G. Léger and A.J. Ginés
Silicon Systems for Wireless LAN, pp 165-197, 2020
WORLD SCIENTIFIC ISBN: 978-981-121-072-3
The following sections are included: Introduction, From High-Level Specifications to Low(er)-level Requirements, Budgeting the Transceiver and References.

Analog Front-End
G. Léger and A.J. Ginés
Silicon Systems for Wireless LAN, pp 61-93, 2020
WORLD SCIENTIFIC ISBN: 978-981-121-072-3
The following sections are included: Introduction, Specifying Transceiver, Transmitter Architecture, Receiver Architectures and References.

Modeling of variability and reliability in analog circuits
J. Martin-Martinez, J. Diaz-Fortuny, A. Toro-Frias, P. Martin-Lloret, P. Saraza-Canflanca, R. Castro-Lopez, R. Rodriguez, E. Roca, F.V. Fernandez and M. Nafria
Modelling Methodologies in Analogue Integrated Circuit Design, pp 179-206, 2020
IET ISBN: 978-1-7856-1696-9
This chapter is divided into four sections. In Section 8.1, the probabilistic defect occupancy (PDO) model, a physics-based compact model, is introduced, which can be easily implemented into circuit simulators. Section 8.2 describes a purposely designed IC which contains suitable test structures, together with a full instrumentation system for the massive characterization of TZV and TDV in CMOS transistors, from which aging of the technology under study can be statistically evaluated. Section 8.3 is devoted to a smart methodology, which allows extracting the statistical distributions of the main physical parameters related to TDV from the measurements performed with the instrumentation system. Finally, Section 8.4 describes CASE, a new reliability simulation tool that accounts for TZV and TDV in analog circuits, covering important aspects, such as the device degradation evaluation, by means of stochastic modeling and the link between the device biasing and its degradation. As an example, the shifts of the performance of a Miller operational amplifier related to the device TDV is evaluated using CASE. Finally, in Section 8.5 the main conclusions are summarized.

JOURNAL PAPERS

A computer-aided design tool for biomedical OBT sensor tuning in cell-culture assays
P. Pérez, J.A. Serrano, M.E. Martín, P. Daza, G. Huertas and A. Yúfera
Computer Methods and Programs in Biomedicine, vol. 200, article 105840, 2020
ELSEVIER ISSN: 0169-2607

Speeding up elliptic curve arithmetic on ARM processors using NEON instructions
R. Cuiman-Márquez, A.J. Cabrera Sarmiento and S. Sánchez-Solano
Revista de Ingeniería Electrónica, Automática y Comunicaciones RIELAC, vol. 41, no. 3, pp 1-20, 2020
CUJAE ISSN: 1815-5928

PUF-derived IoT identities in a zero-knowledge protocol for blockchain
M.A. Prada-Delgado, I. Baturone, G. Dittmann, J. Jelitto and A. Kind
Internet of Things, vol. 9, article 100057, 2020
ELSEVIER ISSN: 2542-6605

Photon counting detectors for X-ray imaging with emphasis on CT
R. Ballabriga, J. Alozy, F.N. Bandi, M. Campbell, N. Egidos, J.M. Fernandez-Tenllado, E.H.M. Heijne, I. Kremastiotis, X. Llopart, B.J. Madsen, D. Pennicard, V. Sriskaran and L.Tlustos
IEEE Transactions on Radiation and Plasma Medical Sciences, first online, 2020
IEEE ISSN: 2469-7311

Implementación de un detector de movimiento para cámaras inteligentes sobre sistemas embebidos
L.M. Garcés-Socarrás, R. Sánchez-Correa, A.J. Cabrera Sarmiento, S. Sánchez-Solano and P. Brox Jiménez
Revista de Ingeniería Electrónica, Automática y Comunicaciones RIELAC, vol. 41, no. 13, pp 53-65, 2020
CUJAE ISSN: 1815-5928

Hardware Implementation of Authenticated Ciphers for Embedded Systems
M.C. Martínez-Rodríguez, S. Sauro, P. Brox and S. Sánchez-Solano
IEEE Latin America Transactions, vol. 18, no. 9, pp 1581-1591, 2020
IEEE ISSN: 1548-0992

Impact of Thermal Throttling on Long-Term Visual Inference in a CPU-Based Edge Device
T. Benoit-Cattin, D. Velasco-Montero and J. Fernández-Berni
Electronics, vol. 9, no. 12, article 2106, 2020
MDPI ISSN: 2079-9292

Introduction to the Special Issue on the 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS 2020)
T. Serrano-Gotarredona, M Valle, F. Conti and H. Li
IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 10, no.4, pp 403-405, 2020
IEEE ISSN: 2156-3357

Alternative General Fitting Methods for Real-Time Cell-Count Experimental Data Processing
J.A. Serrano, P. Perez, G. Huertas and A. Yufera
IEEE Sensors Journal, vol. 20, no. 24, pp 15177-15184, 2020
IEEE ISSN: 1530-437X

Editorial: Design and Application of Biomedical Circuits and Systems
A. Yúfera, G. Huertas and B. Calvo
Electronics, vol. 9, no. 11, article 1920, 2020
MDPI ISSN: 2079-9292

Secure Management of IoT Devices based on Blockchain Non-fungible Tokens and Physical Unclonable Functions
J. Arcenegui, R. Arjona and I. Baturone
Lecture Notes in Computer Science, ACNS 2020: Applied Cryptography and Network Security Workshops, vol. 12418, pp 24-40, 2020
SPRINGER ISSN: 0302-9743

Hardware Implementation of Deep Network Accelerators Towards Healthcare and Biomedical Applications
M. Rahimiazghadi, C. Lammie, J.K. Eshraghian, M. Payvand, E. Donati, B. Linares-Barranco and G. Indiveri
IEEE Transactions on Biomedical Circuits and Systems, vol. 14, no. 6, pp 1138-1159, 2020
IEEE ISSN: 1932-4545

A Post-Quantum Biometric Template Protection Scheme based on Learning Parity with Noise (LPN) Commitments
R. Arjona and I. Baturone
IEEE Access, vol. 8, pp 182355-182365, 2020
IEEE ISSN: 2169-3536

Compact Macro-Cell with OR Pulse Combining for Low Power Digital-SiPM
I. Vornicu, F.N. Bandi, R. Carmona-Galan and A. Rodriguez-Vazquez
IEEE Sensors Journal, vol. 20, no. 21, pp 12817 - 12826, 2020
IEEE ISSN: 1530-437X

Characterization and Monitoring of Titanium Bone Implants with Impedance Spectroscopy
A. Olmo, M. Hernandez, E. Chicardi and Y. Torres
Sensors, vol. 20, no. 19, article 4358, 2020
MDPI ISSN: 1424-8220

3D-printed sensors and actuators in cell culture and tissue engineering: Framework and research challenges
P. Pérez, J.A. Serrano and A. Olmo
Sensors, vol. 20, no. 19, article 5617, 2020
MDPI ISSN: 1424-8220

Yield-aware multi-objective optimization of a MEMS accelerometer system using QMC-based methodologies
M. Pak, F.V. Fernandez and G. Dundar
Microelectronics Journal, vol. 103, article 104876, 2020
ELSEVIER ISSN: 0026-2692

An adaptive simulation framework for AMS-RF test quality
V. Gutierrez ang G. Leger
Integration, vol. 73, pp 10-17, 2020
SPRINGER ISSN: 0167-9260

Fixed Pattern Noise Analysis for Feature Descriptors in CMOS APS Images
J. Zapata-Pérez, G. Domenech-Asensi, R. Ruiz-Merino, J.J. Martínez-Álvarez, J. Fernández-Berni and R. Carmona-Galán
Sensing and Imaging, vol. 21, article 14, 2020
SPRINGER ISSN: 1557-2072

Comparison between Digital Tone-Mapping Operators and a Focal-Plane Pixel-Parallel Circuit
G.M.S. Nunes, F.D.V.R. Oliveira, M.C.Q. Farias, J.G. Gomes, A. Petraglia, J. Fernández-Berni, R. Carmona-Galán and A. Rodríguez-Vázquez
Signal Processing: Image Communication, vol. 88, article 115937, 2020
IEEE ISSN: 0923-5965

PreVIous: A Methodology for Prediction of Visual Inference Performance on IoT Devices
D. Velasco-Montero, J. Fernández-Berni, R. Carmona-Galan and A. Rodríguez-Vázquez
IEEE Internet of Things Journal, vol. 7, no. 10, pp 9227-9240, 2020
IEEE ISSN: 2327-4662

Use of Impedance Spectroscopy for the Characterization of In-Vitro Osteoblast Cell Response in Porous Titanium Bone Implants
M. Giner, A. Olmo, M. Hernandez, P. Trueba, E. Chicardi, A. Civantos, M.A. Vazquez, M.J. Montoya-Garcia and Y. Torres
Metals, vol. 10, no. 8, article 1077, 2020
MDPI ISSN: 2075-4701

A Nonintrusive Machine Learning-Based Test Methodology for Millimeter-Wave Integrated Circuits
F. Cilici, M.J. Barragan, E. Lauga-Larroze, S. Bourdel, G. Leger, L. Vincent and S. Mir
IEEE Transactions on Microwave Theory and Techniques, vol. 68, no. 8, pp 3565-3579, 2020
IEEE ISSN: 0018-9480

An Academic Approach to FPGA Design Based on a Distance Meter Circuit
C.J. Jimenez-Fernandez, C. Baena-Oliva, P. Parra-Fernandez, F.E. Potestad-Ordonez and M. Valencia-Barrero
IEEE Revista Iberoamericana de Tecnologías del Aprendizaje, vol. 15, no. 3, pp 123-128, 2020
IEEE ISSN: 1932-8540

Performance Assessment of Deep Learning Frameworks through Metrics of CPU Hardware Exploitation on an Embedded Platform
D. Velasco-Montero, J. Fernández-Berni, R. Carmona-Galán and A. Rodríguez-Vázquez
International Journal of Electrical and Computer Engineering Systems, vol. 11, no. 1, pp 1-11, 2020
FERIT ISSN: 1847-6996

Approaching the Design of Energy Recovery Logic Circuits using Tunnel Transistors
J. Núñez and J.M. Avedillo
IEEE Transactions on Nanotechnology, vol. 19, pp 500-507, 2020
IEEE ISSN: 1536-125X

Charge-Redistribution Based Quadratic Operators for Neural Feature Extraction
R. Fiorelli, M. Delgado-Restituto and A. Rodríguez-Vázquez
IEEE Transactions on Biomedical Circuits and Systems, vol. 14, no. 3, pp 606-619,2020
IEEE ISSN: 1932-4545

Electrical modeling of the growth and differentiation of skeletal myoblasts cell cultures for tissue engineering
A. Olmo, Y. Yuste, J.A. Serrano, A. Maldonado-Jacobi, P. Pérez, G. Huertas, S, Pereira, A. Yufera and F. de la Portilla
Sensors, vol. 20, no. 11, article 3152, 2020
MDPI ISSN: 1424-8220

Projection of dual-rail DPA countermeasures in future FinFET and emerging TFET technologies
I.M. Delgado-Lozano, E. Tena-Sánchez, J. Núñez and A. Acosta
ACM Journal on Emerging Technologies in Computing Systems, vol. 16,no. 3, article 30, 2020
ACM ISSN: 1550-4832

A 10-MHz BW 77.3-dB SNDR 640-MS/s GRO-based CT MASH ΣΔ Modulator
M. Honarparvar, J.M. de la Rosa and M. Sawan
IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 9, pp 1519-1523, 2020
IEEE ISSN: 1549-7747

A Sub-μW Reconfigurable Front-End for Invasive Neural Recording that Exploits the Spectral Characteristics of the Wideband Neural Signal
J.L. Valtierra, M. Delgado-Restituto, R. Fiorelli and A. Rodriguez-Vazquez
IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, no. 5, pp 1426-1437, 2020
IEEE ISSN: 1549-8328

Implementing Cryptographic Pairings on ARM dual-core Processors
R. Caiman, A. Cabrera and S. Sanchez-Solano
IEEE Latin America Transactions, vol. 18, no. 2, pp 232-240, 2020
IEEE ISSN: 1548-0992

A comparative study of stacked-diode configurations operating in the photovoltaic region
R. Gómez-Merchán, D. Palomeque-Mangut, J.A. Leñero-Bardallo, M. Delgado-Restituto and A. Rodríguez-Vázquez
IEEE Sensors Journal, vol. 20, no. 16, pp 9105-9113, 2020
IEEE ISSN: 1530-437X

Hybrid Phase Transition FET Devices for Logic Computation
M. Jiménez, J. Núñez and M.J. Avedillo
IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, vol. 6, no. 1, pp 1-8, 2020
IEEE ISSN: 2329-9231

Chaotic Image Encryption using Hopfield and Hindmarsh-Rose Neurons Implemented on FPGA
E. Tielo-Cuautle, J. Daniel Díaz-Muñoz, A.M. González-Zapata, R. Li, W.D. León-Salas, F.V. Fernández, O. Guillén-Fernández and I. Cruz-Vega
Sensors, vol. 20, no. 5, article 1326, 2020
MDPI ISSN: 1424-8220

Synthesis of mm-Wave Wideband Receivers in 28nm CMOS Technology for Automotive Radar Applications
F. Passos, M. Chanca, E. Roca, R. Castro-López and F.V. Fernández
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 39, no. 12, pp 4375-4384, 2020
IEEE ISSN: 0278-0070

Enhanced Linearity in FD-SOI CMOS Body-Input Analog Circuits - Application to Voltage- Controlled Ring Oscillators and Frequency-Based ΣΔ ADCs
J. Ahmadi-Farsani, V. Zúñiga-González, T. Serrano-Gotarredona, B. Linares-Barranco and J.M. de la Rosa
IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67 ,no. 10, pp 3297-3308, 2020
IEEE ISSN: 1549-8328

Design and analysis of secure emerging crypto-hardware using HyperFET devices
I.M. Delgado Lozano, E. Tena-Sánchez, J. Núñez and A.J. Acosta
IEEE Transactions on Emerging Topics in Computing, first online, 2020
IEEE ISSN: 2168-6750

Ready-to-Fabricate RF Circuit Synthesis using a Layout- and Variability-Aware Optimization-based Methodology
F. Passos, E. Roca, R. Martins, N. Lourenço, S. Ahyoune, J. Sieiro, R. Castro-Lopez, N. Horta and F.V. Fernandez
IEEE Access, vol. 8, pp. 51601-51609, 2020
IEEE ISSN: 2169-3536

ASIC design and power characterization of standard and low power multi-radix Trivium
J.M. Mora, C.J. Jiménez and M. Valencia
IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 11, pp 2682-2686, 2020
IEEE ISSN: 1549-7747

Sound Source Localization in Wide-Range Outdoor Environment using Distributed Sensor Network
M. Faraji, S.B. Shouraki, E. Iranmehr and B. Linares-Barranco
IEEE Sensors Journal, vol. 20, no. 4, pp 2234-2246, 2020
IEEE ISSN: 1530-437X

A robust and automated methodology for the analysis of Time-Dependent Variability at transistor level
P. Saraza-Canflanca, J. Diaz-Fortuny, R. Castro-Lopez, E. Roca, J. Martin-Martinez, R. Rodriguez, M. Nafria and F.V. Fernandez
Integration, vol. 72, pp 13-20, 2020
ELSEVIER ISSN: 0167-9260

Phase Transition Device for Phase Storing
M.J. Avedillo, J.M. Quintana and J. Núñez
IEEE Transactions on Nanotechnology, vol. 19, pp 107-112, 2020
IEEE ISSN: 1536-125X

Event-driven implementation of deep spiking convolutional neural networks for supervised classification using the SpiNNaker neuromorphic platform
A. Patino-Saucedo, H. Rostro-Gonzalez, T. Serrano-Gotarredona and B. Linares-Barranco
Neural Networks, vol. 121, pp 319-328, 2020
ELSEVIER ISSN: 0893-6080

Incoming Editorial
J.M. de la Rosa
IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no.1, pp 1-3, 2020
IEEE ISSN: 1549-7747

Normalized Nonlinear Semiempirical MOST Model Used in Monolithic RF Class A-to-C PAs
R. Fiorelli, N. Barabino, F. Silveira and E. Peralias
Circuits Systems and Signal Processing, vol. 39, pp 2796-2821, 2020
SPRINGER ISSN: 0278-081X

Flexible Setup for the Measurement of CMOS Time-Dependent Variability with Array-Based Integrated Circuits
J. Diaz-Fortuny, P. Saraza-Canflanca, R. Castro-Lopez, E. Roca, J. Martin-Martinez, R. Rodriguez, F.V. Fernandez and M. Nafria
IEEE Transactions on Instrumentation and Measurement, vol. 69, no. 2, pp 853-864, 2020
IEEE ISSN: 0018-9456

Compressive Imaging using RIP-compliant CMOS Imager Architecture and Landweber Reconstruction
M. Trevisi, A. Akbari, M. Trocan, Á. Rodríguez-Vázquez and R. Carmona-Galán
IEEE Transactions on Circuits and Systems for Video Technology, vol. 30, no. 2, pp 387-399, 2020
IEEE ISSN: 1051-8215

Offset-calibration with time-domain comparators using inversion-mode varactors
R. Fiorelli, M. Delgado-Restituto and A Rodríguez-Vázquez
IEEE Transactions on Circuits and Systems II: Express Brief, vol. 67, no. 1, pp 47-51, 2020
IEEE ISSN: 1549-7747

A Multilevel Bottom-up Optimization Methodology for the Automated Synthesis of RF Systems
F. Passos, E. Roca, J. Sieiro, R. Fiorelli, R. Castro-López, J.M. López-Villegas and F.V. Fernández
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.39, no.3, pp 560-571, 2020
IEEE ISSN: 0278-0070

CONFERENCE PAPERS

Learning VHDL through teamwork FPGA game design
C.J. Jimenez-Fernandez, C. Baena-Oliva, P. Parra-Fernandez, A. Gallardo-Soto, F.E Potestad-Ordoñez and M. Valencia-Barrero
Congreso de Tecnología, Aprendizaje y Enseñanza de la Electrónica TAEE 2020

An Approach to the Device-Circuit Co-Design of HyperFET Circuits
M. Jiménez, J. Núñez and M.J. Avedillo
IEEE International Symposium on Circuits and Systems ISCAS 2020

Spiking Neuron Hardware-Level Fault Modeling
S.A. El-Sayed, T. Spyrou, A. Pavlidis, E. Afacan, L.A. Camunas-Mesa, B. Linares-Barranco and H.G. Stratigopoulos
IEEE Int. Symposium on On-Line Testing and Robust System Design IOLTS 2020

Static linearity BIST for Vcm-based switching SAR ADCs using a reduced-code measurement technique
R. Feitoza, M.J. Barragan, A. Gines and S. Mir
IEEE International New Circuits and Systems Conference NEWCAS 2020

Photon-Detection Timing-Jitter Model in Verilog-A
J.M. López-Martínez, R. Carmona-Galán and A. Rodríguez-Váquez
IEEE International Symposium on Circuits and Systems ISCAS 2020

Limitation of SPADs quantum efficiency due to the dopants concentration gradient
J.M. López-Martínez, R. Carmona-Galán and A. Rodríguez-Váquez
IEEE International Symposium on Circuits and Systems ISCAS 2020

Cellular-Neural-Network Focal-Plane Processor as Pre-Processor for ConvNet Inference
L.C. Gontard, R. Carmona-Galán and A. Rodríguez-Váquez
IEEE International Symposium on Circuits and Systems ISCAS 2020

Vertically Stacked CMOS-Compatible Photodiodes for Scanning Electron Microscopy
L.C. Gontard, J.A. Leñero-Bardallo, F.M. Varela-Feria and R. Carmona-Galán
IEEE International Symposium on Circuits and Systems ISCAS 2020

A 10-MHz BW 77.3-dB SNDR 640-MS/s GRO-based CT MASH ΣΔ Modulator
M. Honarparvar, J.M. de la Rosa and M. Sawan
International Symposium on Integrated Circuits and Systems ISICAS 2020

Fast Simulation of Non-Linear Circuits using Semi-Analytical Solutions based on the Matrix Exponential
J.A. Serrano, A.J. Gines and E. Peralías
IEEE International Symposium on Circuits and Systems ISCAS 2020

Experimental Body-Input Three-Stage DC Offset Calibration Scheme for Memristive Crossbar
C. Mohan, L.A. Camuñas-Mesa, E. Vianello, C. Reita, J.M. de la Rosa, T. Serrano-Gotarredona and B. Linares-Barranco
IEEE International Symposium on Circuits and Systems ISCAS 2020

Auto-Calibrated Ring Oscillator TRNG Based on Jitter Accumulation
M.A. Prada-Delgado, C. Martínez-Gómez and I. Baturone
IEEE International Symposium on Circuits and Systems ISCAS 2020

Hamming-Code Based Fault Detection Design Methodology for Block Ciphers
F E. Potestad-Ordóñez, E. Tena-Sánchez, R. Chaves, M. Valencia-Barrero, A.J. Acosta-Jiménez and C.J. Jiménez-Fernández
IEEE International Symposium on Circuits and Systems ISCAS 2020

Calibration of Capacitor Mismatch and Static Comparator Offset in SAR ADC with Digital Redundancy
A. Lopez-Angulo, A. Gines and E. Peralias
IEEE International Symposium on Circuits and Systems ISCAS 2020

Low Order Wideband Multiplierless Comb Compensator
G.J. Dolecek, L. Camuñas-Mesa and J.M. de la Rosa
IEEE Midwest Symposium on Circuits and Systems MWSCAS 2020

Auxiliary Pulse-Extender and Current-Attenuator Circuits for Flexible Interaction with Memristive Crossbars in SNNs
J. Ahmadi-Farsani, B. Linares-Barranco and T. Serrano-Gotarredona
IEEE International Conference on Electronics Circuits and Systems ICECS 2020

Calibration of Ring Oscillator PUF and TRNG
C. Martínez-Gómez and I. Baturone
European Conference on Circuit Theory and Design ECCTD 2020

RISC-V processors design: a methodology for cores development
A. Barriga
Conference on Design of Circuits and Integrated Systems DCIS 2020

Accelerating the Development of NTRU Algorithm on Embedded Systems
E. Camacho-Ruiz, M.C. Martínez-Rodríguez, S. Sánchez-Solano and P. Brox
Conference on Design of Circuits and Integrated Systems DCIS 2020

Oscillatory Hebbian Rule (OHR): An adaption of the Hebbian rule to Oscillatory Neural Networks
J. Shamsi, M.J. Avedillo and B. Linares-Barranco
Conference on Design of Circuits and Integrated Systems DCIS 2020

A Current-Attenuator for Performing Read Operation in Memristor-Based Spiking Neural Networks
J. Ahmadi-Farsani, B. Linares-Barranco and T. Serrano-Gotarredona
Conference on Design of Circuits and Integrated Systems DCIS 2020

Steep-slope Devices for Power Efficient Adiabatic Logic Circuits
J. Núñez and M.J. Avedillo
Conference on Design of Circuits and Integrated Systems DCIS 2020

Designing bioimpedance based sensors for cell cultures test
P. Perez, A. Yúfera, J.A. Serrano and G. Huertas
Conference on Design of Circuits and Integrated Systems DCIS 2020

Implementation of a tunable spiking neuron for STDP with memristors in FDSOI 28nm
L.A. Camuñas-Mesa, B. Linares-Barranco and T. Serrano-Gotarredona
IEEE International Conference on Artificial Intelligence Circuits and Systems AICAS 2020

Hardware Security for eXtended Merkle Signature Scheme using SRAM-based PUFs and TRNGs
R. Román, R. Arjona, J. Arcenegui and I. Baturone
International Conference on Microelectronics ICM 2020

Introduction and Analysis of an Event-Based Sign Language Dataset
A. Vasudevan, P. Negri, B. Linares-Barranco and T. Serrano-Gotarredona
IEEE International Conference on Automatic Face and Gesture Recognition FG 2020

Using Simulink HDL Coder to implement a Fingerprint Recognition Algorithm into an FPGA
R. Arjona and I. Baturone
Congreso de Tecnología, Aprendizaje y Enseñanza de la Electrónica TAEE 2020

How to Implement a Fingerprint Recognition Algorithm into a Wearable Device
R. Arjona, J. Arcenegui and I. Baturone
Congreso de Tecnología, Aprendizaje y Enseñanza de la Electrónica TAEE 2020

Using Neural Networks for Optimum band selection in Cognitive-Radio Systems
V. Zúñiga, L. Camuñas-Mesa, B. Linares-Barranco, T. Serrano-Gotarredona and J.M. de la Rosa
IEEE International Conference on Electronics Circuits and Systems ICECS 2020

Improving the reliability of SRAM-based PUFs under varying conditions
P. Sarazá-Canflanca, H. Carrasco-López, P. Brox, R. Castro-López, E. Roca and F.V. Fernández
Conference on Design of Circuits and Integrated Systems DCIS 2020

VersaTile Convolutional Neural Network Mapping on FPGAs
A. Muñío-Gracia, J. Fernández-Berni, R. Carmona-Galán and A. Rodríguez-Vázquez
IEEE International Symposium on Circuits and Systems ISCAS 2020

Hierarchical fuzzy controllers for explicit MPC control laws: Adaptive cruise control example
A. Gersnoviez, M. Brox and I. Baturone
IEEE International Conference on Fuzzy Systems FUZZ 2020

On-chip reduced-code static linearity test of Vcm-based switching SAR ADCs using an incremental analog-to-digital converter
R.S. Feitoza, M.J. Barragan, A. Gines and S. Mir
IEEE European Test Symposium ETS 2020

Digital calibration of capacitor mismatch and comparison offset in Split-CDAC SAR ADCs with redundancy
A. Lopez-Angulo, A. Gines and E. Peralias
IEEE International New Circuits and Systems Conference NEWCAS 2020

Non-linear calibration of pipeline ADCs using a histogram-based estimation of the redundant INL
A. Gines, G. Leger and E. Peralias
IEEE International New Circuits and Systems Conference NEWCAS 2020

On the importance of bias-dependent charge injection for SET evaluation in AMS Circuits
V. Gutierrez and G. Leger
IEEE International New Circuits and Systems Conference NEWCAS 2020

On the use of causal feature selection in the context of machine-learning indirect test
M.J. Barragan, G. Leger, F. Cilici, E. Lauga-Larroze, S. Bourdel and S. Mir
Design Automation and Test in Europe DATE 2020

Feature selection and feature design for machine learning indirect test: a tutorial review
M.J. Barragan and G. Leger
Int. Conf. on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design SMACD 2020

Improving the reliability of SRAM-based PUFs in the presence of aging
P. Saraza-Canflanca, H. Carrasco-Lopez, P. Brox, R. Castro-Lopez, E. Roca and F.V. Fernandez
Design and Technology of Integrated Systems in Nanoscale Era DTIS 2020

Sun tracker sensor for attitude control of space navigation systems
A. de la Calle-Martos, R. Gómez-Merchán, J.A. Leñero-Bardallo and A. Rodríguez-Vázquez
IS&T International Symposium on Electronic Imaging 2020

Demo: A system for image acquisition and processing operating in the visible and the IR bands
J.A. Lenero-Bardallo, J. Bernabeu-Wittel, J. Ceballos-Caceres and A. Rodriguez-Vazquez
International Conference on Distributed Smart Cameras ICDSC 2020

INTA's Mars miniature sensors: synergies for Ice Giants exploration
V. Apéstigue, I. Arruego, D. Toledo, J. Martínez-Oter, M. González-Guerrero, J. Rivas, J.R. de Mingo, J. Manzano, F. Serrano, E. García-Menéndez, A. Martín-Ortega, N.S. Montalbo, J. Núñez, L. Gómez, M. Yela, S. Espejo, J. Ceballos and D. Vázquez
Ice Giants Systems 2020 (Royal Society)

THESES

Design of hardware-based security solutions for interconnected systems
Miguel Ángel Prada Delgado
Date of defense: January 21, 2020
UNIVERSIDAD DE SEVILLA, IMSE-CNM

Design of CMOS Digital Silicon Photomultipliers with ToF for Positron Emission Tomography
Franco Nahuel Bandi
Date of defense: May 29, 2020
UNIVERSIDAD DE SEVILLA, IMSE-CNM

Diseño de circuitos integrados para interfaces neuronales implantables
José Luis Valtierra Sánchez de la Vega
Date of defense: June 10, 2020
UNIVERSIDAD DE SEVILLA, IMSE-CNM

TECHNOLOGICAL TRANSFER

Technology transfer is managed at the Seville Microelectronics Institute by the Projects and Transfer Unit (UPT-IMSE). The UPT's fundamental mission is to promote, channel and manage the ideas and outputs resulting from the research staff's projects into innovations at the service of civil society, the public sector and companies. All our research has the ultimate goal of contributing to generating greater social well-being. For this reason, permanent contact and work with the different economic and social agents is a key pillar in the transversal research carried out at the IMSE.

The main objectives of the IMSE Projects and Transfer Unit are:
- Identify and protect the research results and innovative ideas developed by IMSE research staff.
- Increase the applicability of investigations by generating permanent contact with interested agents.
- Establish new technology-based companies that allow the development of the technology that arises.
- Commercialize and internationalize research in coordination with the CSIC and the University of Seville.
- Advise the research staff to enhance the industrial application of the results of their projects.
- Assist the scientific staff to attract financial resources (European, National, regional, and industrial calls).
- Disseminate information on calls to scientific staff.
- Advisor on IMSE strategic plans.
- Attend forums for the dissemination of calls.

NEW PATENT APPLICATION IN 2020

Digital OR Pulse Combining Photomultiplier

Summary
CSIC and the University of Seville have developed a digital OR pulse combining photomultiplier that reduces unnecessary energy expenditure that occurs in conventional architectures through spatial filtering of spurious avalanches. The technology presented is characterized by being made up of very compact macrocells with high energy efficiency. This allows the design of large digital photomultipliers that work much more efficiently than traditional ones.

Status: Patent pending
Priority: 14/02/2020
Inventors: Vornicu, Ion; Carmona Galan, Ricardo; Rodríguez Vázquez, Ángel
Patent Holder: University of Seville and Spanish National Research Council



Detector for measuring electron energy in scanning electron microscopes

Summary
CSIC, the University of Cádiz and the University of Seville have developed a detector to measure electron energy in SEM (Scanning Electron Microscope). The detector allows to measure both the intensity and the energy of electrons that are generated in it. This is a very important development. Until now, solid state detectors only measured the intensity of the signal and it was not possible to differentiate whether the changes in the measured signal were due to a change in intensity or to a change in the energy of the incident electrons.

Status: Patent pending Priority: 01/06/2020
Inventors: Carmona Galan, Ricardo and Cervera Gontard, Lionel
Patent Holder: Spanish National Research Council, University of Seville and University of Cadix



GRANTED PATENT 2020

Dynamic vision sensor based on sample and hold operation

Granted Patent in China in 2020

Summary
This invention relates to a pixel circuit comprising a photo-sensor stage comprising a photodiode delivering a photoreceptor current (Iph), a comparison stage configured for detecting a change in a signal voltage (Vph) derived from said photoreceptor current, a sample-and-hold circuit connected to the converting stage and to the comparison stage , said comparison stage configured to output an input signal for the sample- and-hold circuit, and for emitting a sampling signal to a control terminal of the sample-and-hold circuit when a change is detected in the signal voltage (Vph).

Status: Granted Patent/Licensed Patent **Priority date:** 04/04/2016 **Licensee:** Chronocam
Inventors: Finateu, Thomas; Linares-Barranco, Bernabé ; Serrano-Gotarredona, Teresa ; Posch, Christoph.
Patent Holder: Chronocam and Spanish National Research Council

Electron sensor for electron microscopy

Granted Patent in Europe and United States in 2020

Summary
CSIC has developed a pixelated direct sensor to capture high-resolution images using electron microscopes. Each pixel of the sensor uses more than one electrode to measure the charge generated, and the output of the sensor comprises values of intensity and energy of the electrons that impact the sensor. This enriched representation is very useful for taking images or spectra of materials with high dynamic range, and to extract chemical information. Industrial partners are sought to collaborate through a patent licence agreement.

Status: Granted Patent **Priority:** 07/07/2016
Inventors: Carmona Galan, Ricardo and Cervera Gontard, Lionel
Patent Holder: Spanish National Research Council

Pixel circuit for detecting time-dependent visual data

Granted Patent in United States in 2020

Summary
A pixel circuit for detecting time-dependent visual data comprises a photo sensing device detecting a light intensity and generating a signal representing the detected light intensity. The pixel circuit further comprises: - a voltage amplifier configured for amplifying the signal representing the detected light intensity (V ph) and generating an amplified signal (V o), the amplified signal being generated by taking into account a control signal (V qDC) which shifts an input voltage offset of said voltage amplifier, - a hysteresis comparing module configured for comparing the amplified signal to at least one threshold value (¸o+, ¸o-) and to a reference value (V ref) and for generating at least one output signal (V o +, V o -;Vo 1+ , V o1-) based on said comparison, and - a feedback control module configured for generating said control signal of said voltage amplifier based on said at least one output signal generated by said hysteresis comparing module.

Status: Granted Patent / Licensed Patent **Priority:** 20/10/2016
Inventors: Finateu, Thomas; Linares-Barranco, Bernabé ; Serrano-Gotarredona, Teresa ; Posch, Christoph.
Patent Holder: Chronocam and Spanish Research Scientific Council

Teresa Serrano Gotarredona

New Directora General de Investigación y Transferencia del Conocimiento.

IMSE-CNM researcher Teresa Serrano Gotarredona has been appointed by the Consejo de Gobierno of the Junta de Andalucía as the new Directora General de Investigación y Transferencia del Conocimiento of the Consejería de Transformación Económica, Industria, Conocimiento y Universidades.

Manuel Delgado Restituto

New President-Elect of IEEE CASS

IMSE-CNM researcher Manuel Delgado Restituto has been appointed President-Elect of the IEEE Circuits and Systems Society (CASS). It is the first time that a researcher of Spanish nationality is appointed to this position.

Jose M. de la Rosa

New IEEE Fellow and Editor-in-Chief of IEEE Transactions on Circuits and Systems II: Express Briefs

Jose M. de la Rosa, researcher at the IMSE-CNM and professor at the Universidad de Sevilla, has been named IEEE Fellow for contributions to delta-sigma modulators. The IEEE Grade of Fellow is conferred by the IEEE Board of Directors upon a person with an outstanding record of accomplishments in any of the IEEE fields of interest.
He also has been appointed Editor-in-Chief of IEEE Transactions on Circuits and Systems II: Express Briefs (TCAS-II).

CONFERENCE ORGANIZATION

ISCAS 2020
Virtual, October 10-21
IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS

The 52nd IEEE International Symposium on Circuits and Systems (ISCAS), although originally planned to be held in Sevilla (the first time ever in Spain), it was finally celebrated as a virtual event during 10-21 October 2020. Since its foundation in 1968 and building upon more than fifty years of history and sustained reputation, ISCAS is the world's premiere networking forum for researchers and practitioners in the highly active fields of theory, design and implementation of circuits and systems. This conference, sponsored by the Institute of Electrical and Electronics Engineers (IEEE), is the flagship international conference of the IEEE Circuits and Systems (CAS) Society.

ISCAS 2020 was driven by the theme Deploying CASS Knowledge towards Society Grand Challenges, aiming to emphasize the strong potential of the CAS Society, encompassing both design methodologies and strong foundations, to find multidisciplinary solutions – unique distinctive essence of the CAS community – for the societal endeavors we are collectively facing. This focus was fully aligned to the newly approved mission of the CAS Society, namely to foster technological innovation and excellence in fundamentals, emerging directions and application of circuits and systems for the benefit of humanity through an interdisciplinary community.
The organizers intended to use the occasion of this edition to critically retain most of the ISCAS Conference features that have evolved in recent years, while adding new features, some in response to feedback from participants, to improve attendees' experience of the event. To do so, aiming to enhance the visibility of scientific results of the conference, we consolidated and adjusted modifications on how ISCAS papers channel into scholarly archives, as well as addressed the interplay between scientific and educational aspects of the technical content, namely:

1. By the third time in its history, ISCAS Proceedings were available, open access, to the entire scientific community in IEEE Xplore before the start of the conference. This year ISCAS pioneered extending the open preview to video content of authors' presentations.

2. Manuscripts submitted to ISCAS for review consolidated the change in format from the historical 4 pages to a maximum of 5 pages of which 4 are for technical content and with one additional optional 5th page devoted to references.

3. ISCAS 2020 crystallized the tightened collaboration with CASS flagship Journals, encompassing IEEE Transactions on Circuits and Systems – Part I (TCAS-I), IEEE Transactions on Circuits and Systems – Part II (TCAS-II), and IEEE Transactions on Biomedical Circuits and Systems (TBioCAS). The aim was to facilitate authors of high quality and high impact timely contributions to publish a corresponding journal manuscript.

4. On the educational side, and in parallel to a carefully selected education program consisting of tutorials and mini-tutorials on timely and emerging topics within the scope of IEEE Circuits and Systems Society, this year edition counted on invited overview lectures offered by top experts in their respective fields.

We sought to concurrently address the interests and challenges of both academic and industrial delegates by making ISCAS 2020 a truly multi-disciplinary and multi-facet event, an event where to be exposed to modern society challenges with the solid background and perspective of CASS. Besides the prevalent search for

technical excellence, we committed to increasing our Society's visibility and its flagship conference within industry. Towards such end, we set an organizing team including 4 current Editor-in-Chief of prime CASS journals together with two Deputy Editors seeking to cover the breadth and depth of the technical disciplines conforming CASS, while we incorporated representatives from major corporations in the field, namely IBM, INTEL, NXP and Microsoft. We have also counted on the engagement and support from the high-tech Spanish companies Analog Devices S.L.U., Teledyne-AnaFocus and KDPOF S.L.

We consolidated the paradigm of Innovation themes with the organization of super-tracks throughout the technical program linking thematically related technical sessions, special sessions, invited speakers, plenary lectures, mini-tutorials, and other special events. The aim was to allow ISCAS participants to focus their attention on what they consider more exciting and/or to concentrate their attendance on only part of the event.

In terms of the event timeline and schedule, and given the first-ever virtualization, the conference was unfolded and spread over more days, namely from October 10 to October 21, reducing the number of hours per day accordingly, to facilitate synchronous interaction from around the Globe. The main events took place at two different time slots each day encompassing (a) the general slot (10AM – 11AM EDT), to host most of the live content: keynote presentations, overview lectures, panels, competitions and awards ceremonies, and (b) technical slots (11AM – 1PM EDT) to host the paper sessions (oral, poster and demonstrations), as well as breakout dialogue sessions.

In this new modality of the conference, author's active participation in technical sessions comprised three components, namely: (a) a prerecorded presentation of the talk to be upfront available two weeks beforehand in Open Preview; (b) a Q&A forum and a discussion board; and (c) a live session taking place during the assigned time slot, with the speaker participating via video webinar. As for professional networking activities, the true spirit of the conference, we implemented means to include two types of participation. On the one hand, scientific dialogue time slots in Breakout rooms to foster technical discussions – à la coffee break areas – among and across participants. On the other hand, Ad-hoc delegate encounters were in place to enable professional networking all-pervasively to the timeframe of the program and throughout the whole conference.

Spotlight culminating technical events within the conference were the three keynote talks. In this year we were privileged and grateful to have at ISCAS three outstanding speakers, namely: Prof. Robert Henderson, (University of Edinburgh), Prof. Donhee Ham (Harvard University and Samsung Fellow), and Prof. Wolfgang Porod (University of Notre Dame), who talked on edge sensor systems, intracellular neural recording and nano-computing architectures, respectively.

Central to the conference, we highlighted Young professional events. In these events, experienced professionals in the field of Circuits and Systems discussed with Young Professionals and Researchers relevant aspects such as entrepreneurship, career perspective in industry and academia, or publication advice. Two YP-oriented panels were in place, namely "IEEE Young Professionals Industry Networking & Panel Discussion" and "How to publish efficiently in the CASS Journals?" Additionally, ISCAS 2020, in coordination with IEEE CAS Society, organized three competitions: "Student Design Competition", "2020 CASS COVID-19 Special Student Design Competition", and "CASS COVID-19 Entrepreneurs Competition", the two latter to address the worldwide health emergency through CAS-related technology. Fully aiming to increase participation of Women in professional activities in pursuit of a balanced community, this year ISCAS, chaired by the Women in Circuits and Systems (WiCAS) Committee of the IEEE Circuits and Systems Society, organized a technical session based on the Conference offered by Prof. Orly Yadid-Pecht entitled "From Lab 2 Fulfilment – A unique workshop in support of women entrepreneurship".

Nothing would have been possible without the wholehearted dedication and assistance of an outstanding Organizing Committee. At the backbone of the conference, special mention deserves the Technical Program Co-Chairs for orchestrating the technical program, namely Dr. Ricardo Carmona-Galán (CSIC Spain), as primus inter pares, together with professors Chi K. Tse (Hong Kong Polytechnic Univ), Alberto García-Ortiz (Univ. of Bremen, Germany), and Shanti Pavan (Indian Inst. of Technology Madras, India).

As Special Session Co-Chairs, we counted on the diligent participation of Prof. Andreas Demosthenous (Univ. College London, UK), Dr. Gabriele Manganaro (Analog Devices Inc., USA), Prof. Joseph Chang (Nanyang Technological Univ., Singapore), Dr. Chai Wah Wu (IBM Watson Research Center, USA), Prof. Roman Genov (Univ. of Toronto, Canada) and Prof. Arindam Basu (Nanyang Technological Univ., Singapore) who made an excellent job in soliciting, selecting and composing a constellation of special sessions in remarkable emerging topics.

The significant set of cutting-edge tutorials and mini-tutorials were in charge of the Tutorial Co-Chairs, namely Dr. Rocío del Río Fernández (Univ. Sevilla, Spain), Prof. Georges Gielen (Katholieke Universiteit Leuven), Dr. Enrique Prefasi (KDPOF S.L., Spain) and Prof. Elena Blokhina (Univ. College Dublin, Ireland). In turn, a consolidated distinctive landmark for ISCAS, the demo sessions, were chaired by Dr. Jorge Fernández-Berni (Univ. Sevilla, Spain), Prof. Tobi Delbruck (Inst. for Neuroinformatics, Switzerland), Prof. Piotr Dudek (Univ. of Manchester, UK), Dr. Elkim Felipe Roa Fuentes (Univ. Industrial de Santander, Colombia), and Prof. Marvin Chang (National Tsing Hua Univ., Taiwan). On their end, the Late Breaking News sessions had the chairing and coordination from Prof. Hai "Helen" Li (Duke University, USA), Prof. Marvin Onabajo (Northeastern University, USA) and Prof. Antonio López-Martín (Public University of Navarra, Spain). It was the work by the publication co-Chair Prof. José M. de la Rosa (Univ. Sevilla, Spain) that crystallized in the proceedings of the conference.

ISCAS 2020 counted on the directions provided by the Industrial Board, formed by Dr. Yen-Kuang Chen (Alibaba Group Inc., USA), Dr. Christoph Posch (Prophesee, France), Dr. Victor Grimblatt (Synopsys & University of Bordeaux, Chile & France), Dr. Renato Turchetta (Imasenic, Spain), Dr. Javier Calpe Maravilla (Analog Devices Inc., Spain) and Dr. José Pineda de Gyvez (NXP, USA).

The conference fully endorsed the pursuit of equal gender participation, and hence a variety of activities to foster WiCAS initiatives were centrally included in the program, for which WiCAS chairs Prof. Paula López-Martínez (Univ. Santiago Compostela, Spain), Prof. Yoko Uwate (Tokushima University, Japan) and Prof. Maria Trocan (ISEP, France), as well as the Diversity and Inclusion Chair Prof. Gloria Huertas Sánchez (Univ. Sevilla, Spain) deserve full credits.

Being ISCAS the flagship technical conference of the IEEE Circuits and Systems Society (CASS), and hence the primary meeting point of so many long-standing colleagues, it is also an inclusive forum that welcomes new members, particularly those at an early career stage. The coordination of activities to foster CASS Young Professionals was conducted by the YP Co-Chairs Prof. Hadi Hedari (University of Glasgow, UK), Prof. Sara Vinco (Politecnico di Torino, Italy), Dr. Norberto Pérez-Prieto (CSIC, Spain) and Dr. Alberto Rodríguez-Pérez (KDPOF Inc., Spain). They made ISCAS 2020 a thriving community for all young professionals and promoting Outreach.

Indispensable in the Organizing committee was the work behind the scenes of the finance co-Chair Dr. Juan Antonio Leñero-Bardallo (Univ. Sevilla, Spain) and the handling of Social Media by Dr. Miguel Cacho-Soblechero (Imperial College London, UK).

Last but not least, ISCAS 2020 counted on the excellent service provided by the Conference secretariat, ISBYLIA Travel, for the diligent and wise organization of multiple vital aspects, including the day-to-day interaction with delegates; ePapers, for all the professional work behind the production of the technical program of the conference; Conference Catalysts, LLC, for providing and coordinating the core virtual platform for the conference, as well as, IEEE eCP, IEEE Xplore, IEEE MCE and IEEE EERT for their constant work, advice and professional attitude. Without these service providers, ISCAS 2020 would have never been a reality.

ICAS 2020 General Chairs

Angel Rodríguez Vázquez
University of Sevilla, Spain

Eduard Alarcón
UPC Barcelona Tech, Spain

Manuel Delgado-Restituto
CSIC, Spain

[1] 2020 IEEE International Symposium on Circuits and Systems (ISCAS) website: https://iscas2020.org/
[2] Proceedings of the 2020 IEEE International Symposium on Circuits and Systems (ISCAS). [Online]. Available: https://ieeexplore.ieee.org/servlet/opac?punumber=9179985

EXTERNAL LIAISON

AWARDS & RECOGNITIONS

HiPEAC Tech Transfer Awards 2020

The PHOTONVIS company has received one of the HiPEAC Tech Transfer Awards 2020. This company was born within the research group on Integrated Interface Circuits and Sensory Systems (I2CASS) and is dedicated to the development of CMOS-SPAD sensors. These image sensors enable the extraction of 3D information by directly estimating the photons time-of-flight of and are a fundamental part in the development of solid-state LiDAR. The PHOTONVIS team consists of postdoctoral researchers Ion Vornicu and Angela Darie, US professor Ángel Rodríguez Vázquez and CSIC scientist Ricardo Carmona Galán.

DCIS 2020 Best Paper Award

IMSE-CNM researchers P. Sarazá-Canflanca, H. Carrasco-López, P. Brox, R. Castro-López, E. Roca and F.V. Fernández have been recipient of the DCIS 2020 Best Paper Award with the conference contribution entitled ‘Improving the reliability of SRAM-based PUFs under varying conditions’.

EDAA Outstanding Dissertation Award

The doctoral thesis of Fábio Moreira de Passos entitled ‘A multilevel approach for the systematic design of radiofrequency integrated circuits’, directed by IMSE-CNM researchers Francisco V. Fernández and Elisenda Roca, has been the recipient of the EDAA Outstanding Dissertation Award 2019. It is the first time this prestigious award is won by a Spanish university or research center since its creation in 2003.

OUTREACH

The COVID-19 pandemic had a great impact in Outreach activities during 2020 year and most of the programmed actions after the middle of march were cancelled or moved to virtual if it was possible.

GUIDED TOURS

IMSE-CNM opens its doors to students, in order to promote new scientist vocations, offering guided tours through its facilities.

At the beginning of the tours, visitors can get to know the fundamentals of microelectronics and its applications watching some illustrative videos. Later on, IMSE-CNM´s scientists present their specific areas of research and their daily activity. Tours conclude visiting the test facilities.

Previously to the declaration of COVID-19 pandemic students could still visiting IMSE. At the beginning of march this activity was cancelled.

TALKs

Gloria Huertas, professor at the University of Seville and researcher at IMSE, gave the outreach talk entitled 'From the electron to the chip', within the program of activities of the XXX Spanish Physics Olympiad.

CAFÉ CONCIENCIA

IMSE is integrated into the CSIC Outreach Network, participating in some events and activities like "Café Conciencia" where Antonio Ragel Morales a senior technichian, took part with the virtual lecture "Microelectronics for Space Missions". Students from the XXX Institue attended this talk virtually.

BLOGs

"La Cuadratura del Círculo", published by elDiario.es, is a blog where researchers from CSIC in Andalucia collaborate to show their projects to the readers. In October, 1st, the blog included the paper entitled "El Tiempo en Marte" by Joaquín Ceballos, member of IMSE.

SOCIAL MEDIA

Traditionally, the gap between Science and Society has been wide and deep. For a long time, most scientists in the public research system regard their job as finished when they report their results in a specialized research journal. Today, this awareness has changed and the scientific community is trying to show citizens, using a language easily understandable, how Science has improved all aspects of their lives. Social Media are very important tools to gain access to people and personnel of IMSE-CNM put a lot of effort in increasing their expertise in media and communication as a way to bridge science and society. As a result of this strategy, public visibility of IMSE-CNM has been substantially increased. Some examples of news items published by local and regional newspapers are shown in these pages. Other communications in video format can be found at https://www.imsecnm.csic.es/es/medios.php.

NEWS & VIDEO | Blasting News España > Economía

Ricardo Carmona: la microelectrónica es una tecnología clave para la innovación

Ricardo Carmona, investigador del IMSE

Ricardo Carmona, investigador del IMSE, habla de la importancia de la microelectrónica para el desarrollo de nuevas tecnologías

INTELIGENCIA ARTIFICIAL >

Chips que detectan olores o cómo la tecnología intenta imitar el funcionamiento del cerebro

La ingeniería neuromórfica busca replicar el funcionamiento del sistema nervioso humano con la intención de resolver problemas complejos en tiempo real y con una mayor eficiencia energética



Plano microscópico de un microchip MIRAGEC / GETTY IMAGES

Instituto de Microelectrónica de Sevilla
Centro Nacional de Microelectrónica

C/ Américo Vespucio
(Intersection with Leonardo Da Vinci)
PCT Cartuja: 41092 - Seville, Spain

Phone: +34 95 446 66 66
Fax: +34 95 446 66 00

www.imse-cnm.csic.es